Camera ProcessorCamera Processor
THine's Image Signal Processor, “ISP”, is a core device of camera systems.
The ISP equips a high performance image signal processing engine developed by THine, and executes processes like demosaicing, noise reduction, auto exposure, auto focus, and auto white balance in high speed and high quality.
THine licenses GUI-based Camera Development Kit, “CDK” to customers. Using the CDK, customers are able to customize functions and tune performance of the ISP. It enables customers to develop their camera systems easily, even without experiences in developing firmware.
Among various candidates, customers can select the most suitable CMOS image sensor and camera module for their camera systems. This is another advantage of using CDK.
| Part Number | Datasheet | Design Guide | Description | Maximum Pixel | Maximum Pixel Rate | Sensor Interface | # of lane # of bit | Data format | Bitrate Clock Freq. | Host interface | # of lane # of bit | Data format | Bitrate Clock Freq. | Peripheral interface | Operating temperature | Package ball pitch | Package size [mm] |
Buy Chip1stop |
Buy Digi-key |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| THP7312 BGA |  |
- | Camera processor which provides high performance image signal processing and camera control functions | 16M Pixels | 300M pixel/sec | MIPI CSI-2 LVCMOS parallel |
4lane 12bit |
RAW8, 10 or 12 RAW8, 10 or 12 |
1Gbps/lane 165MHz |
MIPI CSI-2 LVCMOS parallel |
4lane 16bit |
RAW8, YUV422, UV420 or Jpeg RAW8, YUV422, UV420 or Jpeg |
1Gbps/lane 165MHz |
I2C master/slave, SPI master(single & quad)/slave, UART, JTAG(debug), GPIO, PWM, clock, reset, frame sync, flash control, etc... | -40 to 85 degree | BGA81 0.8 mm |
8.0 x 8.0 x 1.11 mm | - | - |
| THP7312 WLCSP | |
- | Camera processor which provides high performance image signal processing and camera control functions | 16M Pixels | 300M pixel/sec | MIPI CSI-2 LVCMOS parallel |
4lane 12bit |
RAW8, 10 or 12 RAW8, 10 or 12 |
1Gbps/lane 165MHz |
MIPI CSI-2 LVCMOS parallel |
4lane 16bit |
RAW8, YUV422, UV420 or Jpeg RAW8, YUV422, UV420 or Jpeg |
1Gbps/lane 165MHz |
I2C master/slave, SPI master(single & quad)/slave, UART, JTAG(debug), GPIO, PWM, clock, reset, frame sync, flash control, etc... | -40 to 85 degree | WLCSP81 0.4 mm |
3.960 x 3.937 x 0.615 mm | - | - |
| NEW THP7312-P BGA | |
- | Camera processor which provides high performance image signal processing and camera control functions | 16M Pixels | 300M pixel/sec | MIPI CSI-2 LVCMOS parallel |
4lane 12bit |
RAW8, 10 or 12 RAW8, 10 or 12 |
1Gbps/lane 165MHz |
MIPI CSI-2 LVCMOS parallel |
4lane 16bit |
RAW8, YUV422, UV420 or Jpeg RAW8, YUV422, UV420 or Jpeg |
1.2Gbps/lane 165MHz |
I2C master/slave, SPI master(single & quad)/slave, UART, JTAG(debug), GPIO, PWM, clock, reset, frame sync, flash control, etc... | -40 to 85 degree | BGA81 0.8 mm |
8.0 x 8.0 x 1.11 mm | - | - |
| NEW THP7312-P WLCSP | |
- | Camera processor which provides high performance image signal processing and camera control functions | 16M Pixels | 300M pixel/sec | MIPI CSI-2 LVCMOS parallel |
4lane 12bit |
RAW8, 10 or 12 RAW8, 10 or 12 |
1Gbps/lane 165MHz |
MIPI CSI-2 LVCMOS parallel |
4lane 16bit |
RAW8, YUV422, UV420 or Jpeg RAW8, YUV422, UV420 or Jpeg |
1.2Gbps/lane 165MHz |
I2C master/slave, SPI master(single & quad)/slave, UART, JTAG(debug), GPIO, PWM, clock, reset, frame sync, flash control, etc... | -40 to 85 degree | WLCSP81 0.4 mm |
3.960 x 3.937 x 0.615 mm | - | - |
*“MIPI®” is a registered trademark of MIPI Alliance, Inc.
*The product introduced on this page is RoHS (2011/65/EU) compliant.
Please contact THine's authorized distributors regarding documents for environmental regulations (MSDS, ICP report, Conflict Minerals, etc) and product spec documents (detailed information on package, packing, etc).
