

# THC63LVD827-Z

LOW POWER / SMALL PACKAGE / 24Bit COLOR LVDS TRANSMITTER

## General Description

The THC63LVD827-Z transmitter is designed to support pixel data transmission between Host and Flat Panel Display and Dual Link transmission between Host and Flat Panel Display up to 1080p/1920x1200 resolutions.

The THC63LVD827-Z converts 27bits (RGB 8 bits + Hsync, Vsync, DE) of CMOS/TTL data into LVDS (Low Voltage Differential Signaling) data stream. The transmitter can be programmed for rising edge or falling edge clocks through a dedicated pin.

For dual LVDS out, LVDS clock frequency of 87MHz, 51bits of RGB data are transmitted at an effective rate of 609Mbps per LVDS channel.

For single LVDS out, LVDS clock frequency of 174MHz, 27bits of RGB data are transmitted at an effective rate of 1218Mbps per LVDS channel.

21bits (RGB 6 bits + Hsync, Vsync, DE) mode is also selectable for 6bit color transmission with lower power.

## Features

- Low power 1.8V CMOS design
- 7mm x 7mm/72pin/0.65mm pitch/TFBGA package applicable to non-HDI PCB.
- Wide dot clock range, 10-174MHz, suited for TV Signal: up to 1080p(74.25MHz dual)  
PC Signal: up to 1920x1200(77MHz dual)
- Supports 1.8V single power supply
- 1.8V/2.5V/3.3V TTL/CMOS inputs are supported by setting IOVCC=1.8V/2.5V/3.3V
- LVDS swing reducible by RS-pin to reduce both EMI and power consumption
- PLL requires No external components
- Flexible Input / Output mode
  1. Single in / Dual LVDS out
  2. Single in / Single LVDS out
  3. Double edge Single in / Dual LVDS out
- 2 LVDS data mapping to simplify PCB layout
- Power down mode
- Input clock triggering edge selectable by R/F pin
- 6bit / 8bit modes selectable by 6B/8B pin

## Block Diagram




Figure 1. Block Diagram

Pin Diagram (top view)

TOP VIEW

	1	2	3	4	5	6	7	8	9	
<b>A</b>	TA1+	TB1+	TC1+	TCLK1 +	TD1+	TA2+	TB2+	TC2+	TCLK2 +	<b>A</b>
<b>B</b>	TA1-	TB1-	TC1-	TCLK1 -	TD1-	TA2-	TB2-	TC2-	TCLK2 -	<b>B</b>
<b>C</b>	PRBS	N/C	Reserved1	GND	LVDS VCC	GND	PLL VCC	TD2-	TD2+	<b>C</b>
<b>D</b>	R11	R10	LVDS VCC				GND	/PDWN	O/E	<b>D</b>
<b>E</b>	R13	R12	GND				MODE	MAP	DDRN	<b>E</b>
<b>F</b>	R15	R14	GND				6B/8B	RS	CLKIN	<b>F</b>
<b>G</b>	R17	R16	VCC	GND	VCC	GND	IOVCC	R/F	DE	<b>G</b>
<b>H</b>	G10	G12	G14	G16	B10	B12	B14	B16	VSYNC	<b>H</b>
<b>J</b>	G11	G13	G15	G17	B11	B13	B15	B17	HSYNC	<b>J</b>
	<b>1</b>	<b>2</b>	<b>3</b>	<b>4</b>	<b>5</b>	<b>6</b>	<b>7</b>	<b>8</b>	<b>9</b>	

**Figure 2. Pin Diagram**

## Pin Description

**Table 1. Pin Description**

Pin Name	Pin #	Type	Description						
<b>TA1+,TA1-</b>	A1,B1	LVDS OUT	<b>The 1st Link.</b> <b>The 1st pixel output data when Dual out.</b> <b>Output data when Single out.</b>						
<b>TB1+,TB1-</b>	A2,B2								
<b>TC1+,TC1-</b>	A3,B3								
<b>TD1+, TD1-</b>	A5,B5		<b>LVDS Clock Out for 1st Link.</b>						
<b>TCLK1+, TCLK1-</b>	A4,B4								
<b>TA2+,TA2-</b>	A6,B6								
<b>TB2+,TB2-</b>	A7,B7								
<b>TC2+,TC2-</b>	A8,B8								
<b>TD2+, TD2-</b>	C9,C8								
<b>TCLK2+, TCLK2-</b>	A9,B9	<b>LVDS Clock Out for 2nd Link.</b>							
<b>R17~R10</b>	G1,G2,F1,F2 E1,E2,D1,D2		IN	<b>Pixel Data Inputs.</b>					
<b>G17~G10</b>	J4,H4,J3,H3 J2,H2,J1,H1								
<b>B17~B10</b>	J8,H8,J7,H7 J6,H6,J5,H5								
<b>DE</b>	G9	IN	<b>Data Enable Input.</b>						
<b>VSYNC</b>	H9	IN	<b>Vsync Input.</b>						
<b>HSYNC</b>	J9	IN	<b>Hsync Input.</b>						
<b>CLKIN</b>	F9	IN	<b>Clock Input.</b>						
<b>R/F</b>	G8	IN	<b>Input Clock Triggering Edge Select.</b> H: Rising edge, L: Falling edge						
<b>RS</b>	F8	IN	<b>LVDS swing mode select.</b> <table border="1" data-bbox="884 1182 1385 1267"> <tr> <td>RS</td> <td>LVDS Swing(V<sub>OD</sub>, see Fig.7 and Fig.8)</td> </tr> <tr> <td>H</td> <td>350mV</td> </tr> <tr> <td>L</td> <td>200mV</td> </tr> </table>	RS	LVDS Swing(V <sub>OD</sub> , see Fig.7 and Fig.8)	H	350mV	L	200mV
RS	LVDS Swing(V <sub>OD</sub> , see Fig.7 and Fig.8)								
H	350mV								
L	200mV								
<b>MAP</b>	E8	IN	<b>LVDS mapping table select. See Fig.12 and Fig.13.</b> <table border="1" data-bbox="884 1350 1385 1435"> <tr> <td>MAP</td> <td>Mapping Mode</td> </tr> <tr> <td>H</td> <td>Mapping MODE1</td> </tr> <tr> <td>L</td> <td>Mapping MODE2</td> </tr> </table>	MAP	Mapping Mode	H	Mapping MODE1	L	Mapping MODE2
MAP	Mapping Mode								
H	Mapping MODE1								
L	Mapping MODE2								
<b>MODE</b>	E7	IN	<b>Pixel data mode. See Fig.10 and Fig.11.</b> <table border="1" data-bbox="884 1514 1385 1599"> <tr> <td>MODE</td> <td>Modes</td> </tr> <tr> <td>H</td> <td>Single out (Single-in / Single-out)</td> </tr> <tr> <td>L</td> <td>Dual out (Single-in / Dual-out)</td> </tr> </table>	MODE	Modes	H	Single out (Single-in / Single-out)	L	Dual out (Single-in / Dual-out)
MODE	Modes								
H	Single out (Single-in / Single-out)								
L	Dual out (Single-in / Dual-out)								
<b>O/E</b>	D9	IN	<b>Output enable</b> H: Output enable. L: Output disable (all outputs are Hi-Z).						
<b>/PDWN</b>	D8	IN	<b>Power Down enable</b> H: Normal operation. L: Power down (all outputs are Hi-Z and all circuits are stand-by mode with minimum current (I <sub>CCS</sub> )).						
<b>PRBS</b> (*a)	C1	IN	<b>Must be tied to GND.</b>						

---

 Pin Description (Continued)

Pin Name	Pin #	Type	Description
<b>Reserved1</b>	C3	IN	<b>Must be tied to GND.</b>
<b>6B/8B</b>	F7	IN	<b>6bit / 8bit mode select.</b> H: 6bit mode (21bit mode), L: 8bit mode (27bit mode).
<b>DDRN</b>	E9	IN	<b>DDR function is active when MODE=L (Dual-out mode)</b> H: DDR (Double Edge input) function disable (Fig.7). L: DDR (Double Edge input) function enable (Fig.8).
<b>N/C</b>	C2	-	<b>Must be Open.</b>
<b>VCC</b>	G3,G5	Power	<b>Power Supply Pins for digital circuitry.</b>
<b>IOVCC</b>	G7		<b>Power Supply Pins for IO inputs circuitry.</b>
<b>LVDSVCC</b>	C5,D3		<b>Power Supply Pins for LVDS Outputs.</b>
<b>PLLVCC</b>	C7		<b>Power Supply Pins for PLL circuitry.</b>
<b>GND</b>	F3,G4,G6,C4, E3,C6,D7	Ground	<b>Ground Pins.</b>

(\*a) : Setting the PRBS pin high enables the internal test pattern generator. It generates Pseudo-Random Bit Sequence of  $2^{23}-1$ .

The generated PRBS is fed into input data latches, encoded and serialized into LVDS OUT.

This function is normally to be used for analyzing the signal integrity of the transmission channel including PCB traces, connectors, and cables.

Absolute Maximum Ratings

**Table 2. Absolute Maximum Rating**

Parameter	Min	Max	Unit
Power Supply Voltage (IOVCC)	-0.3	+4.0	V
Power Supply Voltage (VCC, PLLVCC, LVDSVCC)	-0.3	+2.1	V
CMOS/TTL Input Voltage	-0.3	IOVCC+0.3	V
LVDS Transmitter Output Voltage	-0.3	LVDSVCC+0.3	V
Output Current	-50	+50	mA
Junction Temperature	-	+125	°C
Storage Temperature Range	-55	+125	°C
Reflow Peak Temperature / Time	-	+260 / 10sec	°C
Maximum Power Dissipation @+25°C	-	1.3	W

Recommended Operating Conditions

**Table 3. Operating Condition**

Symbol	Parameter		Min	Typ	Max	Unit		
<b>Ta</b>	Operating Ambient Temperature		-40	25	+105	°C		
<b>IOVCC</b>	Power Supply Voltage		1.62	1.8 2.5 3.3	3.6	V		
<b>PLLVCC</b> <b>LVDSVCC</b> <b>VCC</b>	Power Supply Voltage		1.62	1.8	1.98	V		
<b>F<sub>clk</sub></b>	Clock Frequency	MODE = L Dual - out	Single Edge Input (DDRN=H)	Input	20	-	174	MHz
				LVDS Output	10	-	87	
			Double Edge Input (DDRN=L)	Input	10	-	174	
				LVDS Output	10	-	174	
		MODE=H Single - out		Input	10	-	174	
				LVDS Output	10	-	174	

## Electrical Characteristics

### CMOS/TTL (Pin type “IN”) DC Specifications

Over recommended operating supply and temperature ranges unless otherwise specified.

**Table 4. CMOS/TTL DC Specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IH18}$	High Level Data Input Voltage	IOVCC=1.62V~1.98V	0.65*IOVCC	-	IOVCC	V
$V_{IL18}$	Low Level Data Input Voltage		GND	-	0.35*IOVCC	V
$V_{IH25}$	High Level Data Input Voltage	IOVCC=2.3V~2.7V	1.7	-	IOVCC	V
$V_{IL25}$	Low Level Data Input Voltage		GND	-	0.7	V
$V_{IH33}$	High Level Data Input Voltage	IOVCC=3.0V~3.6V	2.0	-	IOVCC	V
$V_{IL33}$	Low Level Data Input Voltage		GND	-	0.8	V
$I_{INC}$	Input Current	VIN=GND~IOVCC	-10	-	+10	$\mu$ A

### LVDS Transmitter (Pin type “LVDS OUT”) DC Specifications

Over recommended operating supply and temperature ranges unless otherwise specified.

**Table 5. LVDS Transmitter DC Specifications**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$	Normal swing RS=H	250	350	450	mV
			Reduced swing RS=L	140	200	300	
$\Delta V_{OD}$	Change in $V_{OD}$ between complementary output states	$R_L = 100\Omega$	-	-	35		
$V_{OC}$	Common Mode Voltage		1.125	1.25	1.375	V	
$\Delta V_{OC}$	Change in $V_{OC}$ between complementary output states		-	-	35	mV	
$I_{OS}$	Output Short Circuit Current	$V_{OUT}=GND, R_L = 100\Omega$	-	-	100	mA	
$I_{OZ}$	Output TRI-State Current	/PDWN=L, $V_{OUT} = GND \sim LVDSVCC$	-20	-	+20	$\mu$ A	

Electrical Characteristics (Continued)


**Power Supply Current**

Over recommended operating supply and temperature ranges unless otherwise specified.

**Table 6. Power Supply Current**

Symbol	Parameter	Conditions		Typ(a)	Max(b)	Unit		
<b>I<sub>TCCW</sub></b>	Operating Current	R <sub>L</sub> =100Ω CL=5pF  RS=H (RS=L)	MODE = H Single - out	CLKIN=37MHz	24 (18)	33 (26)	mA	
				CLKIN=65MHz	29 (23)	43 (37)		
				CLKIN=72MHz	30 (24)	46 (40)		
			MODE = L Dual - out	CLKIN=89MHz	48 (36)	65 (53)		
				CLKIN=119MHz	53 (41)	75 (63)		
				CLKIN=139MHz	56 (44)	82 (70)		
			DDRN = H DDR Input Off	CLKIN=154MHz	58 (46)	88 (76)		
				MODE = L Dual - out	CLKIN=44.5MHz	47 (35)		64 (52)
					CLKIN=59.5MHz	51 (39)		74 (62)
				DDRN = L DDR Input On	CLKIN=69MHz	54 (42)		80 (68)
			CLKIN=77MHz		56 (44)	85 (73)		
			<b>I<sub>TCCS</sub></b>	Power Down Current	/PDWN = L, All Inputs = Fixed L or H			1

(a) All Typ. values are at VCC=1.8V, Ta=25°C . The 256 Grayscale Test Pattern inputs test for a typical display pattern.  
 (b) All Max. values are at VCC=1.98V, Ta=105°C . Worst Case Test Pattern produces maximum switching frequency for all the LVDS outputs (Fig.3).



**Figure 3. Test Pattern (LVDS Output Full Toggle Pattern)**

Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

**Table 7. Switching Characteristics**

Symbol	Parameter	Min	Typ	Max	Unit	
<b>t<sub>TCIP</sub></b>	CLKIN Period (Fig.7,8)	5.75	-	100	ns	
<b>t<sub>TCH</sub></b>	CLKIN High Time (Fig.7,8)	0.35t <sub>TCIP</sub>	0.5t <sub>TCIP</sub>	0.65t <sub>TCIP</sub>	ns	
<b>t<sub>TCL</sub></b>	CLKIN Low Time (Fig.7,8)	0.35t <sub>TCIP</sub>	0.5t <sub>TCIP</sub>	0.65t <sub>TCIP</sub>	ns	
<b>t<sub>TS</sub></b>	TTL Data Setup to CLK IN (Fig.7,8)	0.8	-	-	ns	
<b>t<sub>TH</sub></b>	TTL Data Hold to CLK IN (Fig.7,8)	0.8	-	-	ns	
<b>t<sub>TCO</sub></b>	CLKIN to TCLK+/- Delay (Fig7,8)	MODE=L,DDRN=H	9t <sub>TCIP</sub> +3.1	-	9t <sub>TCIP</sub> +8.0	ns
		Others	5t <sub>TCIP</sub> +3.1	-	5t <sub>TCIP</sub> +8.0	ns
<b>t<sub>TCOP</sub></b>	TCLK1,2 Period (Fig.6)	5.75	-	100	ns	
<b>t<sub>LVT</sub></b>	LVDS Transition Time (Fig.4)	-	0.6	1.5	ns	
<b>t<sub>TOP1</sub></b>	Output Data Position0 (Fig.9)	t <sub>TCOP</sub> =5.75ns~15ns	-0.15	0.0	+0.15	ns
<b>t<sub>TOP0</sub></b>	Output Data Position1 (Fig.9)		$\frac{t_{TCOP}}{7} - 0.15$	$\frac{t_{TCOP}}{7}$	$\frac{t_{TCOP}}{7} + 0.15$	ns
<b>t<sub>TOP6</sub></b>	Output Data Position2 (Fig.9)		$2 \frac{t_{TCOP}}{7} - 0.15$	$2 \frac{t_{TCOP}}{7}$	$2 \frac{t_{TCOP}}{7} + 0.15$	ns
<b>t<sub>TOP5</sub></b>	Output Data Position3 (Fig.9)		$3 \frac{t_{TCOP}}{7} - 0.15$	$3 \frac{t_{TCOP}}{7}$	$3 \frac{t_{TCOP}}{7} + 0.15$	ns
<b>t<sub>TOP4</sub></b>	Output Data Position4 (Fig.9)		$4 \frac{t_{TCOP}}{7} - 0.15$	$4 \frac{t_{TCOP}}{7}$	$4 \frac{t_{TCOP}}{7} + 0.15$	ns
<b>t<sub>TOP3</sub></b>	Output Data Position5 (Fig.9)		$5 \frac{t_{TCOP}}{7} - 0.15$	$5 \frac{t_{TCOP}}{7}$	$5 \frac{t_{TCOP}}{7} + 0.15$	ns
<b>t<sub>TOP2</sub></b>	Output Data Position6 (Fig.9)		$6 \frac{t_{TCOP}}{7} - 0.15$	$6 \frac{t_{TCOP}}{7}$	$6 \frac{t_{TCOP}}{7} + 0.15$	ns
<b>t<sub>TPLL</sub></b>	Phase Lock Time (Fig.5)	-	-	10.0	ms	
<b>t<sub>DEINT</sub></b>	DE Input Period (Fig.6) Dual out mode only(MODE=L)	4t <sub>TCIP</sub>	t <sub>TCIP</sub> *(2n) <sup>(a)</sup>	-	ns	
<b>t<sub>DEH</sub></b>	DE Input Period (Fig.6) Dual out mode only(MODE=L)	2t <sub>TCIP</sub>	t <sub>TCIP</sub> *(2m) <sup>(a)</sup>	-	ns	
<b>t<sub>DEL</sub></b>	DE Input Period (Fig.6) Dual out mode only(MODE=L)	2t <sub>TCIP</sub>	-	-	ns	

(a) Refer to Fig.6 for details.



AC Timing Diagrams




Figure 4. LVDS Output Load and Transition Time





Figure 5. PLL Lock Time



Note: **Dual-out mode(MODE=L)**

The period between rising edges of DE ( $t_{DEINT}$ ), high time of DE ( $t_{DEH}$ ) should always satisfy following equations.

$$t_{DEH} = t_{TCIP} * (2m)$$

$$t_{DEINT} = t_{TCIP} * (2n)$$

$m, n = \text{integer}$

Figure 6. Dual-out mode DE input timing

AC Timing Diagrams(Continued)




Figure 7. CLKIN Period, High/Low Time, Setup/Hold Timing for Single Edge Input Mode

MODE = H or DDRN = H




Figure 8. CLKIN Period, High/Low Time, Setup/Hold Timing for Double Edge Input Mode(DDR)

MODE = L, DDRN = L

AC Timing Diagrams(Continued)






Figure 9. LVDS Output Data Position

Single-In / Dual-Out Mode (MODE = L)




**Figure 10. Single-In / Dual-Out Mode (MODE = L)**

Single-In / Single-Out Mode (MODE = H)




**Figure 11. Single-In / Single-Out Mode (MODE = H)**

LVDS Data Mapping for 8 bit Mode (6B/8B = L)




(a) LVDS Data Mapping when MAP = H (Mapping Mode 1)




(b) LVDS Data Mapping when MAP = L (Mapping Mode 2)

Figure 12. LVDS Data Mapping for 8 bit Mode (6B/8B = L)

**LVDS Data Mapping for 6 bit Mode (6B/8B = H)**



(a) LVDS Data Mapping when MAP = H (Mapping Mode 1)



(b) LVDS Data Mapping when MAP = L (Mapping Mode 2)

**Figure 13. LVDS Data Mapping for 6 bit Mode (6B/8B = H)**

Note: Input pins which are not used in 6 bit Mode (R10-11, G10-11, B10-11 on Mapping Mode 1, R16-17, G16-17, B16-17 on Mapping Mode 2) can be H, L, or Open.

Note

1) Cable Connection and Disconnection


Don't connect and disconnect the LVDS cable, when the power is supplied to the system.

2) GND Connection

Connect the each GND of the PCB which THC63LVD827-Z and LVDS-Rx on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.

3) Multi Drop Connection


Multi drop connection is not recommended.



**Figure 14. Multi Drop Connection**

4) Asynchronous Use

Asynchronous use such as following systems are not recommended.




**Figure 15. Asynchronous Use**



Package

TFBGA



**Figure 16. Package Diagram**

---

## Notices and Requests

1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. THine Electronics, Inc. ("THine") is not responsible for possible errors and omissions in this material. Please note even if errors or omissions should be found in this material, THine may not be able to correct them immediately.
3. This material contains THine's copyright, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without THine's prior permission is prohibited.
4. Note that even if infringement of any third party's industrial ownership should occur by using this product, THine will be exempted from the responsibility unless it directly relates to the production process or functions of the product.
5. Product Application
  - 5.1 Application of this product is intended for and limited to the following applications: audio-video device, office automation device, communication device, consumer electronics, smartphone, feature phone, and amusement machine device. This product must not be used for applications that require extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device.
  - 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demands and specifications of IATF16949 ("the Specified Product") in this data sheet. THine accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the aforementioned demands and specifications.
  - 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Act.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.

## ***THine Electronics, Inc.***

[sales@thine.co.jp](mailto:sales@thine.co.jp)

<https://www.thine.co.jp>