

THC63LVDM83E

28bits LVTTL/CMOS to 4ch LVDS Serializer/Transmitter

General Description


The THC63LVDM83E is a general purpose data serializer based on LVDS technology with no overhead for protocol or encoding.

The THC63LVDM83E converts 28bits of CMOS/TTL data into 4ch LVDS data stream. The transmitter can be programmed for rising edge or falling edge clocks through a dedicated pin.

Features

- ·49pin 0.65mm pitch VFBGA Package
- ·Wide Input clock range: 8-160MHz
- · Maximum total throughput 4.48Gbit/s@160MHz
- ·3.3/2.5/1.8/1.2V voltage logic input
- •LVDS swing is reducible by RS-pin to reduce EMI and power consumption.
- •PLL requires no external components.
- ·On chip jitter filtering.
- ·Spread Spectrum Clock input tolerant.
- ·Power down mode.
- •Input clock triggering edge is selectable by R/F-pin.
- \cdot Operates from a Single 3.3V Supply and 110 mW(typ.) at 75 MHz.

Block Diagram





Ball Out

TOP VIEW

	1	2	3	4	5	6	7
Α	TA6	TA5	TA4	TA3	TA2	TA1	TA0
В	TB4	TD3	TD2	TD1	TD0	TA-	TA+
С	TB5	ТВ0	GND	vcc	RS	ТВ-	TB+
D	TB6	TB1	GND	LVDS VCC	LVDS VCC	TC-	TC+
Е	TC0	TB2	GND	PLL VCC	R/F	TCLK-	TCLK+
F	TC1	ТВ3	TD4	TD5	TD6	TD-	TD+
G	TC2	тс3	TC4	TC5	TC6	CLKIN	/PDWN

Pin Description

Pin Name	Pin#	Туре	Description			
TA+, TA-	B7, B6		•			
TB+, TB-	C7, C6	TTIDG	416 115 . 6			
TC+, TC-	D7, D6	LVDS	4ch Serial Data Output			
TD+, TD-	F7, F6	Output				
TCLK+, TCLK-	E7, E6		Clock Output			
TA0 ~ TA6	A7,A6,A5,A4,A3,A2,A1		•			
TB0 ~ TB6	C2,D2,E2,F2,B1,C1,D1	3.3V LVTTL	201 's December 11-1 Description			
TC0 ~ TC6	E1,F1,G1,G2,G3,G4,G5	2.5/1.8/1.2V CMOS	28bit Parallel Data Input			
TD0 ~ TD6	B5,B4,B3,B2,F3,F4,F5	Digital Input				
CLKIN	G6		Clock Input			
			Power Down Control			
/PDWN	G7		H: Normal operation			
		3.3V LVTTL	L: Power Down (All output are Hi-Z.)			
		Digital Input	Input Clock Triggering Edge Select			
R/F	E5		H: Rising edge			
			L: Falling edge			
			Input/output Level Select and 2.5/1.8/1.2V			
			Logic level Reference Voltage Input			
			RS-pin Input Data/Clock Input Buffer LVDS Output			
RS	C5	Analog Input	Voltage Setting Input Voltage Vref VOD VCC 3.3V VCC/2			
			1.25V 2.5V 1.25V			
			0.9V 1.8V 0.9V 350mV			
			0.6V 1.2V 0.6V			
			GND 3.3V VCC/2 200mV			
VCC	C4		Power Supply Pin for LVTTL/CMOS input			
			and digital circuit.			
GND	C3,D3,E3	Power	Ground Pins for Common.			
LVDS VCC	D4,D5		Power Supply Pins for LVDS Outputs.			
PLL VCC	E4		Power Supply Pin for PLL circuit.			



Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage	-0.3	+4.0	V
LVTTL/CMOS and Analog Input Voltage	-0.3	VCC + 0.3	V
LVDS Transmitter Output Voltage	-0.3	VCC + 0.3	V
Output Current	-30	30	mA
Junction Temperature	-	+125	°C
Storage Temperature	-55	+125	°C
Reflow Peak Temperature	-	+260	°C
Reflow Peak Temperature Time	-	10	sec
Maximum Power Dissipation @+25°C	-	1.2	W

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Units
VCC	All Supply Voltage	3.0	3.3	3.6	V
Ta	Operating Ambient Temperature	0	25	+70	°C
CLKIN	Clock Frequency	8	-	160	MHz

Power Consumption

 $VCC = 3.0 \sim 3.6 \text{V}, Ta = 0 \sim +70 ^{\circ}\text{C}$

Symbol	Parameter	Conditions	Typ*	Max	Units
	LVDS Transmitter	RL=100Ω, CL=5pF, f=85MHz RS=VCC, (RS=GND)	42 (34)	-	mA
T	Operating Current Gray Scale Pattern 16(Fig.1)	RL=100Ω, CL=5pF, f=160MHz RS=VCC, (RS=GND)	58 (50)	-	mA
I_{TCCW}	LVDS Transmitter	RL=100Ω, CL=5pF, f=85MHz RS=VCC, (RS=GND)	45 (36)	67 (56)	mA
	Operating Current Worst Case Pattern(Fig.2)	RL=100Ω, CL=5pF, f=160MHz RS=VCC, (RS=GND)	63 (55)	92 (80)	mA
I_{TCCS}	LVDS Transmitter Power Down Current		-	10	μA

^{*}Typ values are at VCC=3.3V, Ta = +25°C




Figure 1. 16 Grayscale Pattern




Figure 2. Worst Case Pattern



LVTTL/CMOS DC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Units
$V_{ m IH}$	High Lavel Input Valtage	$ \begin{array}{c} 3.3V \ LVTTL \\ V_{ref} = VCC/2 \end{array} $	2.0	-	VCC	V
	High Level Input Voltage	2.5/1.8/1.2V CMOS $V_{ref} = RS$ Input Voltage	V _{ref} +0.1	-	VCC	V
V_{IL}	Low Level Input Voltage	$ \begin{array}{c} 3.3V \text{ LVTTL} \\ V_{\text{ref}} = VCC/2 \end{array} $	GND	-	0.8	V
			GND	-	V _{ref} -0.1	V
I _{INC}	Input Current	$GND \le V_{IN} \le VCC$	-	-	±10	μΑ

^{*}Typ values are at VCC=3.3V, Ta = +25°C.




Figure 3. LVTTL/CMOS Digital Input Compatibility



LVDS DC Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Units
WOD	Differential Order (Males	RS=VCC, 0.6 ~ 1.4V RL=100Ω	250	350	450	mV
VOD	Differential Output Voltage	RS=GND RL=100Ω	120	200	300	mV
ΔVOD	Change in VOD between complementary output states	RL=100Ω	-	-	35	mV
VOC	Common Mode Voltage	RL=100 Ω	1.125	1.25	1.375	V
ΔVOC	Change in VOC between complementary output states	RL=100Ω	-	-	35	mV
I_{OS}	Output Short Circuit Current	V_{OUT} =GND, RL=100 Ω	-	-	-24	mA
I_{OZ}	Output TRI-STATE Current	/PDWN=GND, V _{OUT} =GND to VCC	-	-	±10	μΑ

^{*}Typ values are at VCC=3.3V, Ta = +25°C.




Figure 4. LVDS DC Specifications



LVTTL/CMOS AC Specifications

Symbol	Parameter	Min	Тур	Max	Units
t_{TCIT}	CLKIN Transition Time	-	-	5.0	ns
t_{TCP}	CLKIN Period	6.25	T	125	ns
t_{TCH}	CLKIN High Time	0.35T	0.5T	0.65T	ns
t_{TCL}	CLKIN Low Time	0.35T	0.5T	0.65T	ns
t_{TCD}	CLKIN to TCLK+/- Delay	-	3T	=	ns
t_{TS}	Tx0-6 Setup time to CLKIN	2.0	=	=	ns
t_{TH}	Tx0-6 Hold time to CLKIN	0.0	=	=	ns

^{*}Typ values are at VCC=3.3V, Ta = +25°C




Figure 5. CLKIN Transmission Time




Figure 6. LVTTL/CMOS Input Timings



LVDS AC Specifications

Symbol	Parameter	Min	Тур	Max	Units
t_{LVT}	LVDS Transition Time	-	0.6	1.5	ns
t_{TOP1}	Output Data Position0 (T=6.25ns ~ 20ns)	-0.15	0.0	+0.15	ns
t_{Top0}	Output Data Position1 (T=6.25ns ~ 20ns)	T/7-0.15	T/7	T/7+0.15	ns
t_{Top6}	Output Data Position2 (T=6.25ns ~ 20ns)	2T/7-0.15	2T/7	2T/7+0.15	ns
t_{Top5}	Output Data Position3 (T=6.25ns ~ 20ns)	3T/7-0.15	3T/7	3T/7+0.15	ns
t_{Top4}	Output Data Position4 (T=6.25ns ~ 20ns)	4T/7-0.15	4T/7	4T/7+0.15	ns
t_{Top3}	Output Data Position5 (T=6.25ns ~ 20ns)	5T/7-0.15	5T/7	5T/7+0.15	ns
t_{Top2}	Output Data Position6 (T=6.25ns ~ 20ns)	6T/7-0.15	6T/7	6T/7+0.15	ns

^{*}Typ values are at VCC=3.3V, Ta = +25°C




Figure 7. LVDS Output Load and Transmission Time




Figure 8. LVDS Output Data Position



Input to Output AC Specifications

Symbol	Parameter	Min	Тур	Max	Units
t_{TCD}	CLKIN to TCLK+/- Delay	-	3T	-	ns
t_{TPLL}	Phase Lock Loop Set	-	-	10.0	ms

^{*}Typ values are at VCC=3.3V, Ta = +25°C




Figure 9. CLKIN to TCLK+/- Delay





Figure 10. PLL Set Time



Board Layout Example

TOP VIEW TA6 TA5 TA4 TA3 TA2 TA1 TA0 В TB4 TD3 TD2 TD1 TD0 TA-TA+ TB5 TB0 GND TB+ C LVDS VCC LVDS VCC D D TC-TB6 TB1 GND TC+TC0 TB2 GND R/F TCLK-TCLK+ Е TD+ G CLKIN /PDWN G TC2 TC3 TC4 TC5 TC6





Note

1) Cable Connection and Disconnection


Don't connect and disconnect the LVDS cable, when the power is supplied to the system.

2) GND Connection

Connect the each GND of the PCB which THC63LVDM83E and LVDS-Rx on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.


3) Multi Drop Connection


Multi drop connection is not recommended.



4) Asynchronous use


Asynchronous using such as following systems are not recommended.






Package









Notices and Requests

- 1. The product specifications described in this material are subject to change without prior notice.
- 2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. Thine Electronics, Inc. ("Thine") is not responsible for possible errors and omissions in this material. Please note even if errors or omissions should be found in this material, Thine may not be able to correct them immediately.
- 3. This material contains THine's copyright, know-how or other intellectual property rights. Copying, reverse-engineer or disclosing to third parties the contents of this material without THine's prior written permission is prohibited.
- 4. THINE ACCEPTS NO LIABILITY FOR ANY DAMAGE OR LOSS IN CONNECTION WITH ANY DISPUTE RELATING TO INTELLECTUAL PROPERTY RIGHTS BETWEEN THE USER AND ANY THIRD PARTY, ARISING OUT OF THIS PRODUCT, EXCEPT FOR SUCH DAMAGE OR LOSS IN CONNECTION WITH DISPUTES SUCCESSFULLY PROVED BY THE USER THAT SUCH DISPUTES ARE DUE SOLELY TO THINE. NOTE, HOWEVER, EVEN IN THE AFOREMENTIONED CASE, THINE ACCEPTS NO LIABILITY FOR SUCH DAMAGE OR LOSS IF THE DISPUTE IS CAUSED BY THE USER'S INSTRUCTION.
- 5. This product is not designed for applications that require extremely high-reliability/safety such as aerospace device, nuclear power control device, or medical device related to critical care, excluding when this product is specified for automotive use by THine and used it for that purpose. THine accepts no liability whatsoever for any damages, claims or losses arising out of the uses set forth above.
- 6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently fail-safe design principles such as redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
- 7. This product may be permanently damaged and suffer from performance degradation or loss of mechanical functionality if subjected to electrostatic charge exceeding capacity of the ESD (Electrostatic Discharge) protection circuitry. Safety earth ground must be provided to anything in contact with the product, including any operator, floor, tester and soldering iron.
- 8. Please note that this product is not designed to be radiation-proof.
- 9. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
- 10. This product must be stored according to storage method which is specified in this specifications. Thine accepts no liability whatsoever for any damage or loss caused to the user due to any storage not according to above-mentioned method.
- 11. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Act in Japan and the Export Administration Regulations in the United States of America on export or transit of this product. This product is prohibited for the purpose of developing military modernization, including the development of weapons of mass destruction (WMD), and the purpose of violating human rights.
- 12. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses. Thin accepts no liability whatsoever for any damage or loss caused to the user due to use under a condition exceeding the limiting values.
- 13. All patents or pending patent applications, trademarks, copyrights, layout-design exploitation rights or other intellectual property rights concerned with this product belong to Thine or licensor(s) of Thine. No license or right is granted to the user for any intellectual property right or other proprietary right now or in the future owned by Thine or Thine's licensor. The user must enter into a license agreement with Thine or Thine's licensor to be granted of such license or right.

THine Electronics, Inc.

https://www.thine.co.jp