

THC63LVDM83D

24bit COLOR LVDS TRANSMITTER

General Description

The THC63LVDM83D transmitter is designed to support pixel data transmission between Host and Flat Panel Display up to 1080p/WUXGA resolutions.

The THC63LVDM83D converts 28bits of LVCMOS data into four OpenLDI(LVDS) data streams. The transmitter can be programmed for rising edge or falling edge clock through a dedicated pin. At a transmit clock frequency of 160MHz, 24bits of RGB data and 4bits of timing and control data (HSYNC, VSYNC, DE, CONT1) are transmitted at an effective rate of 1120Mbps per OpenLDI(LVDS) channel.

Application

- · Medium and Small Size Panel
- ·Tablet PC / Notebook PC
- · Security Camera / Industrial Camera
- · Multi Function Printer
- ·Industrial Equipment
- · Medical Equipment Monitor

Features

- ·Compatible with TIA/EIA-644 LVDS Standard
- ·7:1 OpenLDI(LVDS) Transmitter
- •Operating Temperature Range: 0 to +70°C
- ·No Special Start-up Sequence Required
- Spread Spectrum Clocking Tolerant up to 100kHz Frequency Modulation and +/-2.5% Deviations.
- Wide Dot Clock Range: 8 to 160MHz Suited for TV Signal: NTSC(12.27MHz) - 1080p(148.5MHz) PC Signal: QVGA(8MHz) - WUXGA(154MHz)
- ·56pin TSSOP Package
- •1.2V to 3.3V LVCMOS/inputs are supported.
- •LVDS swing is reducible as 200mV by RS-pin to reduce EMI and power consumption.
- ·PLL requires no external components.
- · Power Down Mode.
- ·Input clock triggering edge is selectable by R/F-pin
- •EU RoHS Compliant.

Block Diagram




Figure 1. Block Diagram



Pin Diagram




Figure 2. Pin Diagram



Pin Description

Pin Name	Pin #	Direction	Type	Description		
TA+, TA-	47, 48		-			
TB+, TB-	45, 46			LV/DC Data Out		
TC+, TC-	41, 42	Output	LVDS Data Out	LVDS Data Out		
TD+, TD-	37, 38	Output	LVDS			
TCLK+,	39, 40			LVDS Clock Out		
TCLK-				EV DS Clock Out		
TA0 ~ TA6	51, 52, 54, 55, 56, 3, 4					
TB0 ~ TB6	6, 7, 11, 12, 14, 15, 19					
TC0 ~ TC6	20, 22, 23, 24, 27, 28, 30			Pixel Data Input		
TD0 ~ TD6	50, 2, 8, 10, 16, 18, 25					
/PDWN	32		H : Normal Operation L : Power Down (All outputs are Hi-Z)			
RS	1	Input LVCMOS		LVDS Swing Mode, VREF Select See Fig.7, 8		
				RS Pin LVDS Swing Small Swing Input Support VCC 350mV N/A		
				0.6 to 1.4V 350mV RS=VREF		
				GND 200mV N.A		
				VREF : is Input Reference Voltage		
R/F	17			Input Clock Triggering Edge Select		
				H: Rising Edge		
				L : Falling Edge		
CLKIN	31			Input Clock		
VCC	9, 26		Power Supply Pins for LVCMOS inpudigital circuit.			
GND	5, 13, 21, 29, 53]		Ground Pins for LVCMOS Inputs and Digital		
		Power		Circuitry.		
LVDS VCC	44	rowei	_	Power Supply Pins for LVDS Outputs.		
LVDS GND	36, 43 49			Ground Pins for LVDS Outputs.		
PLL VCC	34			Power Supply Pin for PLL Circuitry.		
PLL GND	33, 35]		Ground Supply Pin for PLL Circuitry.		

Table 1. Pin Description



Absolute Maximum Ratings

Parameter	Min	Max	Unit
All Supply Voltage (VCC, LVDS VCC, PLL VCC)	-0.3	+4.0	V
LVCMOS Input Voltage	-0.3	VCC + 0.3	V
LVDS Output Pin	-0.3	VCC + 0.3	V
Output Current	-30	30	mA
Junction Temperature	-	+125	°C
Storage Temperature	-55	+150	°C
Reflow Peak Temperature	-	+260	°C
Reflow Peak Temperature Time	-	10	sec
Maximum Power Dissipation @+25°C	-	1.8	W

Table 2. Absolute Maximum Ratings

Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
VCC, LVDS VCC PLL VCC	All Supply Voltage	3.0	3.3	3.6	V
Ta	Operating Ambient Temperature	0	25	+70	°C
-	Clock Frequency	8	-	160	MHz

Table 3. Recommended Operating Conditions

Equivalent LVDS Output Schematic Diagram




Figure 3. LVDS Output Schematic Diagram

[&]quot;Absolute Maximum Ratings" are those values beyond which the safety of the device can not be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics Table4, 5, 6, 7" specify conditions for device operation.

[&]quot;Absolute Maximum Rating" value also includes behavior of overshooting and undershooting.



Power Consumption


Over recommended operating supply and temperature range unless otherwise specified

Symbol	Parameter		Conditions		Typ*	Max	Unit
		RL=100Ω, RS=VCC	CL=5pF,	f=85MHz,	61	67	mA
		RL=100Ω, RS=VCC	CL=5pF,	f=135MHz,	77	83	mA
L	LVDS Transmitter Operating Current	RL=100Ω, RS=VCC	CL=5pF,	f=160MHz,	84	92	mA
I _{TCCW}	Worst Case Pattern (Fig.4)	RL=100Ω, RS=GND	CL=5pF,	f=85MHz,	50	56	mA
		RL=100Ω, RS=GND	CL=5pF,	f=135MHz,	65	71	mA
		RL=100Ω, RS=GND	CL=5pF,	f=160MHz,	73	80	mA
I _{TCCS}	LVDS Transmitter Power Down Current	/PDWN=L, A	.ll Inputs=L or	Н	-	10	μΑ

^{*}Typ values are at the conditions of VCC=3.3V and Ta = $+25^{\circ}$ C

Table 4. Power Consumption





x=A,B,C,D

Figure 4. Worst Case Pattern



Electrical Characteristics

LVCMOS DC Specifications

Over recommended operating supply and temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ*	Max	Unit
V _{IH}	High Level Input Voltage	RS=VCC or GND	2.0	-	VCC	V
V_{IL}	Low Level Input Voltage	RS=VCC or GND	GND	-	0.8	V
$V_{\rm DDQ}^{1}$	Small Swing Voltage		1.2	-	2.8	V
V_{REF}	Input Reference Voltage	Small Swing (RS=V _{DDQ} /2)	-	$V_{DDQ}/2$	-	
V _{SH} ²	Small Swing High Level Input Voltage	V _{REF=} V _{DDQ} /2	V _{DDQ} /2 +100m V	-	-	V
V _{SL} ²	Small Swing Low Level Input Voltage	V _{REF=} V _{DDQ} /2	-	-	V _{DDQ} /2 -100mV	V
I _{INC}	Input Current	$GND \leq V_{IN} \leq VCC$	-	-	±10	μΑ

^{*}Typ values are at the conditions of VCC=3.3V and Ta = $+25^{\circ}C$

Notes: ${}^{1}V_{DDQ}$ voltage defines the max voltage of small swing inputs at RS=VREF. It is not an actual input voltage.

Table 5. LV-CMOS DC Specifications

LVDS Transmitter DC Specifications

Over recommended operating supply and temperature range unless otherwise specified

Symbol	Parameter	Co	nditions	Min	Typ*	Max	Unit
			Normal swing RS=VCC	250	350	450	mV
VOD	Differential Output Voltage	RL=100Ω	Reduced swing RS=GND	100	200	300	mV
ΔVOD	Change in VOD between complementary output states			-	-	35	mV
VOC	Common Mode Voltage	RL=100Ω		1.125	1.25	1.375	V
ΔVOC	Change in VOC between complementary output states			-	-	35	mV
los	Output Short Circuit Current	V _{OUT} =GN	ND, RL=100Ω	-	-	-24	mA
l _{oz}	Output TRI-STATE Current		VN=GND, GND to VCC	-	-	±10	μΑ

^{*}Typ values are at the conditions of VCC=3.3V and Ta = +25°C

Table 6. LVDS Transmitter DC Specifications

Copyright©2023 THine Electronics, Inc.

² Small swing signals are applied to TA0-6, TB0-6, TC0-6, TD0-6 and CLKIN.



LVCMOS & LVDS Transmitter AC Specifications

Over recommended operating supply and temperature range unless otherwise specified

Symbol	Parameter	Min	Тур	Max	Unit
t _{TCIT}	CLK IN Transition Time		ı	5.0	ns
t _{TCP}	CLK IN Period	6.25	T	125	ns
t _{TCH}	CLK IN High Time	0.35T	0.5T	0.65T	ns
t _{TCL}	CLK IN Low Time	0.35T	0.5T	0.65T	ns
t _{TCD}	CLK IN to TCLK+/- Delay	-	3T	-	ns
t _{TS}	LVCMOS Data Setup to CLK IN	2.0	ı	ı	ns
t⊤H	LVCMOS Data Hold from CLK IN	0.0	-	-	ns
t_{LVT}	LVDS Transition Time	ı	0.6	1.5	ns
t _{TOP1}	Output Data Position0 (T=6.25ns ~ 20ns)	-0.15	0.0	+0.15	ns
t _{Top0}	Output Data Position1 (T=6.25ns ~ 20ns)	T/7-0.15	T/7	T/7+0.15	ns
t _{Top6}	Output Data Position2 (T=6.25ns ~ 20ns)	2T/7-0.15	2T/7	2T/7+0.15	ns
t _{Top5}	Output Data Position3 (T=6.25ns ~ 20ns)	3T/7-0.15	3T/7	3T/7+0.15	ns
t _{Top4}	Output Data Position4 (T=6.25ns ~ 20ns)	4T/7-0.15	4T/7	4T/7+0.15	ns
t _{Top3}	Output Data Position5 (T=6.25ns ~ 20ns)	5T/7-0.15	5T/7	5T/7+0.15	ns
t _{Top2}	Output Data Position6 (T=6.25ns ~ 20ns)	6T/7-0.15	6T/7	6T/7+0.15	ns
t _{TPLL}	Phase Lock Loop Set	-	-	10.0	ms

^{*}Typ values are at the conditions of VCC=3.3V and Ta = +25°C

Table 7. LVCMOS & LVDS Transmitter AC Specifications







Figure 5. CLKIN Transmission Time

LVDS Output



LVDS Output Load

Figure 6. LVDS Output Load and Transmission Time


Copyright©2023 THine Electronics, Inc.




AC Timing Diagrams

LVCMOS Inputs

Normal Swing Input






Note:

CLKIN : Solid line denotes the setting of R/F=GND Dashed line denotes the setting of R/F = VCC

Figure 7. LVCOMS Inputs and LVDS Clock Output Timing 1



CLKIN : Solid line denotes the setting of R/F=GND
Dashed line denotes the setting of R/F = VCC

Figure 8. LVCMOS Inputs and LVDS Output Timing 2

Copyright©2023 THine Electronics, Inc.



LVDS Output Data Position




Figure 9. LVDS Output Data Position

Phase Lock Loop Set Time




Figure 10. PLL Lock Loop Set Time



Spread Spectrum Clocking Tolerant




Figure 11. Spread Spectrum Clocking Tolerant

The graph indicates the range that the IC works normally under SS clock input operation. The results are measured with a typical sample on condition of +25C° and 3.3V, therefore these values are for reference and do not guarantee the performance of a product under other circumstance.

LVDS Data Timing Diagram




Figure 12. LVDS Data Timing Diagram



For Display Application

THC63LVDM83D Pixel Data Mapping for JEIDA Format (6bit, 8bit Application)

	6bit	8bit
TA0	R2	R2
TA1	R3	R3
TA2	R4	R4
TA3	R5	R5
TA4	R6	R6
TA5	R7	R7
TA6	G2	G2
TB0	G3	G3
TA1 TA2 TA3 TA4 TA5 TA6 TB0 TB1 TB2 TB3 TB4 TB5	G4	G4
TB2	G5	G5 G6 G7
TB3	G6	G6
TB4	G7	G7
TB5	B2	B2
TB6	B3	B3
TC0	B4	B4
TC1	B5	B5
TC2	B6	B6
TC3	B7	B7
TC4	Hsync	Hsync
TC5	Vsync	Vsync
TC6	DE	Vsync DE
TD0	-	R0
TD1	-	R1
TB6 TC0 TC1 TC2 TC3 TC4 TC5 TC6 TD0 TD1 TD2	-	G0
TD3	-	G1
TD4	-	B0
TD3 TD4 TD5	-	B1
TD6	-	N/A

Note: Use TA to TC channels and open TD channel for 6bit application.

Table 8. Data Mapping for JEIDA Format



THC63LVDM83D Pixel Data Mapping for VESA Format (6bit, 8bit Application)

	6bit	8bit
TA0	R0	R0
TA1	R1	R1
TA2	R2	R2
TA3	R3	R3
TA4	R4	R4
TA5	R5	R5
TA2 TA3 TA4 TA5 TA6	G0	G0
TB0	G1	G0 G1
TB1	G2 G3	G2 G3
TR2	G3	G3
TB3	G4	G4 G5
TB3 TB4 TB5	G5	G5
TB5	B0	В0
TB6	B1	B1
TC0	B2	B2
TC1	В3	B3
TC1 TC2	B4	B4
TC3	B5	B5
TC4 TC5	Hsync	Hsync
TC5	Vsync	Vsync DE
TC6 TD0	DE	DE
TD0	-	R6
TD1	-	R7
TD1 TD2	-	G6
TD3	-	G7
TD4	-	B6
TD5	-	B7
TD6	-	N/A

Note: Use TA to TC channels and open TD channel for 6bit application.

Table 9. Data Mapping for VESA Format



Typical Connection




Figure 13. Typical Connection Diagram



Notes

1) Cable Connection and Disconnection

Do not connect and disconnect the LVDS cable, when the power is supplied to the system.

2) GND Connection

Connect each GND of the PCB which THC63LVDM83D and LVDS-Rx on it. It is better for EMI reduction to place GND cable as close to LVDS cable as possible.

3) Multi Drop Connection

Multi drop connection is not recommended.





Figure 14. Multi Drop Connection

4) Asynchronous use

Asynchronous using such as following systems is not recommended.








Figure 15. Asynchronous Use


Copyright©2023 THine Electronics, Inc.



Package







UNIT:mm

Figure 16. Package Diagram



Reference Land Pattern




Figure 17. Reference of Land Pattern

The recommendation mounting method of THine device is reflow soldering. The reference pattern is using the calculation result on condition of reflow soldering.

Notes

This land pattern design is a calculated value based on JEITA ET-7501.

Please take into consideration in an actual substrate design about enough the ease of mounting, the intensity of connection, the density of mounting, and the solder paste used, etc... The optimal land pattern size changes with these parameters. Please use the value shown by the land pattern as reference data.



Notices and Requests

- 1. The product specifications described in this material are subject to change without prior notice.
- 2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. Thine Electronics, Inc. ("Thine") is not responsible for possible errors and omissions in this material. Please note even if errors or omissions should be found in this material, Thine may not be able to correct them immediately.
- 3. This material contains THine's copyright, know-how or other intellectual property rights. Copying, reverse-engineer or disclosing to third parties the contents of this material without THine's prior written permission is prohibited.
- 4. THINE ACCEPTS NO LIABILITY FOR ANY DAMAGE OR LOSS IN CONNECTION WITH ANY DISPUTE RELATING TO INTELLECTUAL PROPERTY RIGHTS BETWEEN THE USER AND ANY THIRD PARTY, ARISING OUT OF THIS PRODUCT, EXCEPT FOR SUCH DAMAGE OR LOSS IN CONNECTION WITH DISPUTES SUCCESSFULLY PROVED BY THE USER THAT SUCH DISPUTES ARE DUE SOLELY TO THINE. NOTE, HOWEVER, EVEN IN THE AFOREMENTIONED CASE, THINE ACCEPTS NO LIABILITY FOR SUCH DAMAGE OR LOSS IF THE DISPUTE IS CAUSED BY THE USER'S INSTRUCTION.
- 5. This product is not designed for applications that require extremely high-reliability/safety such as aerospace device, nuclear power control device, or medical device related to critical care, excluding when this product is specified for automotive use by THine and used it for that purpose. THine accepts no liability whatsoever for any damages, claims or losses arising out of the uses set forth above.
- 6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently fail-safe design principles such as redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
- 7. This product may be permanently damaged and suffer from performance degradation or loss of mechanical functionality if subjected to electrostatic charge exceeding capacity of the ESD (Electrostatic Discharge) protection circuitry. Safety earth ground must be provided to anything in contact with the product, including any operator, floor, tester and soldering iron.
- 8. Please note that this product is not designed to be radiation-proof.
- 9. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
- 10. This product must be stored according to storage method which is specified in this specifications. Thine accepts no liability whatsoever for any damage or loss caused to the user due to any storage not according to above-mentioned method.
- 11. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Act in Japan and the Export Administration Regulations in the United States of America on export or transit of this product. This product is prohibited for the purpose of developing military modernization, including the development of weapons of mass destruction (WMD), and the purpose of violating human rights.
- 12. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses. Thin accepts no liability whatsoever for any damage or loss caused to the user due to use under a condition exceeding the limiting values.
- 13. All patents or pending patent applications, trademarks, copyrights, layout-design exploitation rights or other intellectual property rights concerned with this product belong to Thine or licensor(s) of Thine. No license or right is granted to the user for any intellectual property right or other proprietary right now or in the future owned by Thine or Thine's licensor. The user must enter into a license agreement with Thine or Thine's licensor to be granted of such license or right.

THine Electronics, Inc.

https://www.thine.co.jp

Copyright©2023 THine Electronics, Inc.