

***Application Note***

***THCV241A\_DesignGuide\_Rev330\_E***

# **THCV241A Application Note**

## Design Guideline

## Contents

Contents.....	2
Design Flow .....	4
Design Flow Chart.....	4
Initialization coding consideration materials example .....	5
Example Circuit 1:THCV241A-242 STP 2-pair .....	6
Example Circuit 2:THCV241A-242 STP 2-pair w/ power .....	7
Example Circuit 3: THCV241A-242 STP 1-pair+2-wire, reduced parts.....	8
Example Circuit 4:THCV241A-242 STP 1-pair+2-wire.....	9
Example Circuit 5:THCV241A-242 STP 1-pair w/ power, reduced parts .....	10
Example Circuit 6:THCV241A-242 STP 1-pair w/ power .....	11
Example Circuit 7:THCV241A-242 Coax 1-line .....	12
Example Circuit 8:THCV241A-242 Coax 1-line w/ power .....	13
Example Circuit 9:THCV241A-242 STP 3-pair .....	14
Example Circuit 10:THCV241A-242 QTP 1-quad w/ power .....	15
Example Circuit 11:THCV241A-236 STP 2-pair.....	16
Example Circuit 12:THCV241A-236 STP 2-pair w/ power .....	17
Example Circuit 13:THCV241A-236 STP 1-pair+2-wire, reduced parts .....	18
Example Circuit 14:THCV241A-236 STP 1-pair+2-wire.....	19
Example Circuit 15:THCV241A-236 STP 1-pair w/ power, reduced parts .....	20
Example Circuit 16:THCV241A-236 STP 1-pair w/ power .....	21
Example Circuit 17:THCV241A-236 Coax 1-line .....	22
Example Circuit 18:THCV241A-236 Coax 1-line w/ power .....	23
Example Circuit Component Parts Supplemental Information .....	24
Main-Link data mapping reference (V-by-One® HS to Parallel CMOS Compatibility) .....	26
THCV241A to THCV236 (HFSEL=0) pin assignment example .....	26
THCV241A to THCV236 (HFSEL=1) pin assignment example .....	28
Reference Code .....	30
THCV241A direct initialization code sample .....	30
THCV241A remote initialization from THCV242 by Set&Trig. mode1 code sample1:594Mbps x4Lane .....	31
THCV241A remote initialization from THCV242 by Set&Trig. mode1 code sample2:891Mbps x2Lane .....	34
THCV241A remote initialization from THCV242 by Pass Through mode1 code sample1:594Mbps x4Lane .....	37
THCV241A remote initialization from THCV242 by Pass Through mode1 code sample2:891Mbps x2Lane .....	39
THCV241A remote initialization from THCV236 as Sub-Link Master code sample.....	41


Sub-Link establishment code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1 .....	44
Sub-Link establishment code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1.....	45
Setting reset code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1.....	46
Setting reset code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1.....	47
Internal state software reset code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1....	48
Internal state software reset code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1...	50
Sub-Link control reference.....	51
Sub-Link Master 2-wire Set and Trigger mode (2-wire Normal mode).....	51
Access to Sub-Link Slave Register with 2-wire Set&Trigger mode .....	51
Access to 2-wire slave devices connected to Sub-Link Slave with 2-wire Set&Trigger mode.....	54
Through GPIO examples.....	57
Recommendations for Power Supply .....	58
Note .....	59
<b>1)Power On Sequence</b> .....	59
<b>2)Cable Connection and Disconnection</b> .....	59
<b>3)GND Connection</b> .....	59
<b>4)MIPI transmitter AC timing control requirement</b> .....	59
<b>5)MIPI receiver AC timing control requirement</b> .....	60
<b>6)Local and remote 2-wire serial access requirement</b> .....	61
<b>7)INT function initialization</b> .....	61
<b>8)Remote 2-wire access from THCV242 or THCV236 as Sub-Link Master</b> .....	62
<b>9)MIPI lane Enable rule under MIPI LP mode timing at Power-On-Sequence</b> .....	64
<b>10)Sub-Link PHY setting at the beginning of Sub-Link transaction</b> .....	65
<b>11)Clock reset control requirement under severe noise event</b> .....	66
<b>12)MIPI RA W8 format handling mandatory procedure</b> .....	66
<b>13)MIPI Packet Header Vx1HS output bridge restriction including Virtual Ch. with THCV236</b> .....	66
<b>14)MIPI Packet Header Data Type Check OFF for Combined Data Type like Embedded data</b> .....	66
PCB Layout Considerations .....	67
Notices and Requests.....	68

MIPI is a licensed trademark of MIPI, Inc. in the U.S. and other jurisdictions.

## Design Flow

### Design Flow Chart

THCV24x system typical design flow is shown below.




**Figure 1 THCV24x typical design flow**

This Design Guide provides reference information of hardware, code and other important information.

Reference code for each usage Initialization can be support option as a meaningful start point of coding.

## Initialization coding consideration materials example

Initialization code requires understanding of application system. Below is an example of consideration.



**Figure 2 Example schematic diagram of Application system with regard to consider initialization code**

**Table 1 Initialization code reference materials example**

Category	Required items	example
Configuration	Tx IC name	THCV241A
Configuration	Tx IC number	1
Configuration	Rx IC name	THCV242
Configuration	Rx IC number	1
Configuration	2-wire control source (2-wire Master) location	THCV242 side only. (Leading controller is only one located at THCV242 side)
Configuration	2-wire control target device addr.	THCV242(Sub-Link Master) 7'h0B
Configuration	Sub-Link use or not	Yes (use Sub-Link)
Configuration	Vx1HS Tx CKI frequency	24MHz
Configuration	Vx1HS Tx CKO use or not	No (no use of CKO, which is recommended)
Local 2-wire Master Info.	2-wire slave clock-stretching allowed or not	Allowed (Sub-Link Pass-Through mode is recommended)
Remote 2-wire Slave Info.	Remote 2-wire Slave SCL communication Speed	100kbps
Remote 2-wire Slave Info.	Remote 2-wire Slave Device Address	7'h7A
Remote 2-wire Slave Info.	Remote 2-wire Slave Sub-Address Byte number	2Byte
MIPI (Tx side) Info.	MIPI input data-rate to Vx1HS Tx	891Mbps
MIPI (Tx side) Info.	MIPI input Lane number to Vx1HS Tx	2Lane
MIPI (Rx side) Info.	MIPI output data-rate from Vx1HS Rx	891Mbps
MIPI (Rx side) Info.	MIPI output Lane number from Vx1HS Rx	2Lane
MIPI (Rx side) Info.	MIPI output continuous clock from Vx1HS Rx	Yes (MIPI clk keep High Speed continuous output, which video processor needs)
GPIO Info.	GPIO purpose	Sensor reset
GPIO Info.	GPIO usage number	1
GPIO Info.	GPIO upstream number	1 (GPIO0 as Open-drain Register GPIO for slow reset control)
GPIO Info.	GPIO downstream number	0
GPIO Info.	GPIO time sensitive upstream number	0
GPIO Info.	GPIO time sensitive downstream number	0

**Connection from Sensor/ISP to THCV241A**


Sensor/ISP => mipi input  
 Sensor/ISP => 2-wire SCL/SDA  
 Sensor/ISP => GPIO to Reset  
 Oscillator => CLK reference clock input  
 optional function  
 ISP/MCU <=> INT

**3**

**4**


**2**

Power supply required current  
 THCV241A IOVDD max with margin  
 THCV242 IOVDD domain max with margin  
 short line from THCV242 to DSP is recommended




**Connection from Sensor/ISP to THCV241A**

Sensor/ISP => mipi input  
 Sensor/ISP => 2-wire SCL/SDA  
 Sensor/ISP => GPIO to Reset  
 Oscillator => CLK reference clock input  
 optional function  
 ISP/MCU <=> INT



**3**

Theine Electronics, Inc. is not liable for any damages to user's property incurred by the use of the circuit shown here.



**2**

Power supply required current  
 THCV242 IOVDD domain max with margin  
 THCV242 102V domain max with margin

short line from THCV242 to DSP is recommended

RVDDIO1 RVDD18V RVDD18V RVDD18V

**4**

Power supply required current

THCV241A IOVDD max with margin

THCV241A 1.2V max with margin

short line from THCV241A to DSP is recommended

RVDDIO1

RVDD18V

**A**

RVDDIO1

R25

R26

R33

R37

R39

R40

R41

R42

R43

R44

R45

R46

R47

R48

R49

R50

R51

R52

R53

R54

R55

R56

R57

R58

R59

R60

R61

R62

R63

R64

R65

R66

R67

R68

R69

R70

R71

R72

R73

R74

R75

R76

R77

R78

R79

R80

R81

R82

R83

R84

R85

R86

R87

R88

R89

R90

R91

R92

R93

R94

POVCCO

POVCCC

POVCCN

POVCCS

POVCCN

TX\_C\_N

TX\_C\_P

TX\_C\_N

TX\_C\_N

TX\_C\_P

TX\_C\_N

TX\_C\_P

TX\_C\_N

TX\_C\_P



TX\_C\_N



TX\_C\_P


TX\_C\_N


TX\_C\_P


</div











**2** Power supply required current  
THCV242 2xD/2xD domain max with margin  
THCV242 1p2v domain max with margin  
short line from THCV242 to DSP is recommended

**3** THine Electronics, Inc. is not liable for any damages to user's property incurred by the use of the circuit shown here.

**4** Connection from Sensor/ISP & P/MCU to THCV241A  
Sensor/ISP => mini input  
Sensor/ISP or SCL/SDA => 2-wire SCL/SDA  
Sensor/ISP => GPIO to Reset etc  
oscillator function => CK1 reference clock input  
Sensor/ISP => CK0 reference clock output  
P/MCU => INT

**5** Power supply required current  
THCV241A 1V/D max with margin  
THCV241A 1.2V max with margin

**6** Diff. 100ohm trace design  
CMAINTX/RX AC coupling capacitors on Main-Link trace  
are supposed to be changed depending on Data-rate  
e.g.  $T_x/T_R = 150pF/47pF$  for 3Gbps,  $470pF/100pF$  for 1Gbps  
See "Circuit Component Parts Supplemental Info."


**7** Diff. 100ohm trace design  
CMAINTX/RX AC coupling capacitors on Main-Link trace  
are supposed to be changed depending on Data-rate  
e.g.  $T_x/T_R = 150pF/47pF$  for 3Gbps,  $470pF/100pF$  for 1Gbps  
See "Circuit Component Parts Supplemental Info."


**8** Diff. 100ohm trace design  
LFRONTEND on Sub-Link must be close to AC coupling capacitor (C1/005)  
Diff. 100ohm trace design  
LFRONTEND on Sub-Link must be close to AC coupling capacitor (C1/005)


**9** Single-ended 50ohm trace design for Coax  
Single-ended 50ohm Characteristic Impedance cable

**10** Connection from THCV242 to Processor  
MIFI OUT=>DSP  
2-wire SCL/SDA => DSP  
INT => DSP (Open-drain)  
GPIO to Reset Cam etc => DSP (Open-drain)  
ERR => DSP  
EXT SYNC => DSP  
PDN => Power On Reset

**11** File THCV241A-242 Example7  
Size A3  
Date: Friday, December 11, 2020  
Page: 1 of 1  
Sheet: 1 of 1  
Document Number: CV241A-242-E7








**Connection from Sensor/ISP to THCV241A**

Sensor/ISP => msp1 input  
 Sensor/ISP => 2-wire SCL/SDA  
 Sensor/ISP => SPI to Reset A  
 Oscillator => CLK reference clock input  
 Option/func => CkO reference clock output  
 ISP/MCU => INT



**3** Thine Electronics, Inc. is not liable for any damages to user's property incurred by the use of the circuit shown here.

**1**

**2** Power supply required current  
 THCV236 IOVDD max with margin  
 THCV236 AVDD max with margin  
 short line from THCV236 to DSP is recommended




**D**

**Connection from THCV236 to Processor**


Data Out=>DSP  
 2-wire SCL/SDA => DSP  
 2-wire NT => DSP  
 GPIO to Reset Cam etc => DSP

**C**




**B**


**A**



**Dif. 100ohm trace design**





**Dif. 100ohm trace design**




**B**

**A**



**Dif. 100ohm trace design**



**Dif. 100ohm trace design**

Rev.	Sheet	1 of 1
1201	Friday, December 11, 2020	
A3	Document Number	THCV241A-238_E1


**Connection from Sensor/ISP to THCV241A**

Sensor/ISP => mipi input  
 Sensor/ISP => 2-wire SCL/SDA  
 Sensor/ISP => GPIO to Reset  
 Oscillator => CLK reference clock input  
 Option/Function  
 ISP/MCU <=> INT

**3** Thine Electronics, Inc. is not liable for any damages to user's property incurred by the use of the circuit shown here.


**4** Power supply required current  
 THCV241A 1.2v max with margin  
 THCV241A 1.2v max with margin

D




**2** Power supply required current  
 THCV236 IOVDD max with margin  
 THCV236 AVDD max with margin

short line from THCV236 to DSP is recommended




**1** Power supply required current  
 THCV236 IOVDD max with margin  
 THCV236 AVDD max with margin

short line from THCV236 to Processor




**B** Power supply required current  
 THCV241A 1.2v max with margin

short line from THCV241A to Processor



**A** Power supply required current  
 THCV241A 1.2v max with margin


short line from THCV241A to Processor



**F16** THCV241A-238\_ExampleB2  
 Size A3 Document Number  
 Date Friday, December 11, 2020 Sheet 1 of 1 Rev. 1/202

**C** Power supply required current  
 THCV241A 1.2v max with margin

short line from THCV241A to Processor




**B** Power supply required current  
 THCV241A 1.2v max with margin

short line from THCV241A to Processor



**A** Power supply required current  
 THCV241A 1.2v max with margin

short line from THCV241A to Processor





**F16** THCV241A-238\_ExampleB2  
 Size A3 Document Number  
 Date Friday, December 11, 2020 Sheet 1 of 1 Rev. 1/202

**D**

**Connection from Sensor/ISP to THCV241A**

Sensor/ISP => mipi input  
 Sensor/ISP => 2-wire SCL/SDA  
 Sensor/ISP => GPIO to Reset  
 Oscillator => CLK reference clock input  
 Option/func function  
 ISP/MCU <= INT


**3** Thine Electronics, Inc. is not liable for any damages to user's property incurred by the use of the circuit shown here.



**C**

**Diff. 100ohm trace design**



**L FRONTEND on sub-link must be close to AC coupling capacitor (C005) on Main-Link trace**



**1** Power supply required current  
 THCV236 IOVDD max with margin  
 THCV236 AVDD max with margin  
 short line from THCV236 to DSP is recommended



**2** Power supply required current  
 THCV236 IOVDD max with margin  
 THCV236 AVDD max with margin  
 short line from THCV236 to DSP is recommended






**A**




Rev. 1 of 1


File: THCV241A-38\_ExampleB3






Size A3 Document Number ThCV241A-38\_E3


Date Friday, December 11, 2020 Sheet 1 of 1












### Example Circuit Component Parts Supplemental Information

Additional informative information about example circuit is shown here.



**Figure 3 Example Schematic Diagram of Single-Line Configuration**

$L_{FRONTEND}$  and  $L_{POWER}$  are key component for single line configuration. Some examples are introduced here.  $L_{FRONTEND}$  default guideline is 2.2uH in terms of robustness against whole system noise including power effect.  $L_{FRONTEND}$  is supposed to be equal or less than 3.3uH. Too small  $L_{FRONTEND}$  is also unavailable.  $L_{POWER}$  is supposed to be equal or more than 47uH.

**Table 2 Example Inductor components**

Symbol	Value	Maker	Part Number	Note
$L_{FRONTEND}$	2.2uH	Murata	LQW32FT2R2	AEC-Q200
	2.0uH	Murata	LQW21FT2R0	AEC-Q200
	3.3uH	Murata	LQW32FT3R3	AEC-Q200
	2.2uH	TDK	ADL2012-2R2M	AEC-Q200
	2.2uH	Taiyo Yuden	BRC2012T2R2MD	
	3.3uH	Taiyo Yuden	BRC2012T3R3MDV	Automotive
$L_{POWER}$	47uH	Murata	LQH44PH470MPR	AEC-Q200
	47uH	Murata	LQW32FT470	AEC-Q200
	47uH	TDK	VLS3015CX-470M-H	AEC-Q200
	47uH	Taiyo Yuden	BRL3225T470KV	Automotive

$C_{\text{mainTx}}$  and  $C_{\text{mainRx}}$  are supposed to be properly selected depending on Main-Link Data-rate for single line configuration from 600Mbps to 4Gbps.

**Table 3 Example Main-Link AC-coupling Capacitor components**

(Mbps) Data-rate	(pF)		(pF) available range
	$C_{\text{mainTx}}$ available value	$C_{\text{mainRx}}$ available value	
4000	150	47	47
3000	150	47	47
2250	150	47	47
1500	270	68	68-82
1250	470	82	68-100
1000	470	100	82-150
800	560	100	100-150
600	560	150	100-150

$C_{\text{sub}}$  default guideline is 33nF in terms of robustness against whole system noise including power effect.  $C_{\text{sub}}$  100nF, which is easier to get in market, could be available.

$R_{\text{subtermRx}}$ , Sub-Link PHY Rx PHY termination are controllable in THCV series register set.

$R_{\text{subtermRx}}$  default guideline is 200ohm(, where companion Sub-Link Rx PHY drive current is 3mA,) in terms of robustness against whole system noise including power effect.

$R_{\text{subtermRx}}$  50ohm(, where companion Sub-Link Rx PHY drive current is 12mA,), which could affect termination condition aimed for EMC compatibility, could be available.

## Main-Link data mapping reference (V-by-One® HS to Parallel CMOS Compatibility)

## THCV241A to THCV236 (HFSEL=0) pin assignment example

THCV241A V-by-One® HS standard format is used.

THCV236 pins	R_OUTPUT_FMT	1	2	3	4			
MAINMODE=0	R_HFSEL	0				1		
COL1=0	R_BITMAP_SEL	0	1	2	0	0		
LFSEL=0	default V-by-One@HS Byte Mode	3	3	3	3	4		
HFSel=0 COL0=0,1	Format Name Vx1 HS std. Packer Packet ref.	YUV422 Map1	YUV422 Map2	YUV422 Map3	RAW8	RAW8 Map4	YUV422HF Map1	YUV422HF Map2
D[31]	V-by-One@HS_D[31]	-	-	-	-	-	Y[7](1st)	Cb(U)[7]
D[30]	V-by-One@HS_D[30]	-	-	-	-	-	Y[6](1st)	Cb(U)[6]
D[29]	V-by-One@HS_D[29]	-	-	-	-	-	Y[5](1st)	Cb(U)[5]
D[28]	V-by-One@HS_D[28]	-	-	-	-	-	Y[4](1st)	Cb(U)[4]
D[27]	V-by-One@HS_D[27]	-	-	-	-	-	Y[3](1st)	Cb(U)[3]
D[26]	V-by-One@HS_D[26]	-	-	-	-	-	Y[2](1st)	Cb(U)[2]
D[25]	V-by-One@HS_D[25]	-	-	-	-	-	Y[1](1st)	Cb(U)[1]
D[24]	V-by-One@HS_D[24]	-	-	-	-	-	Y[0](1st)	Cb(U)[0]
D[23]	V-by-One@HS_D[23]	Cb(U)[7]/Cr(V)[7]	Y[7](1st)/Y[7](2nd)	0	RAW[7](1st)	RAW[7](1st)	Cb(U)[7]	Y[7](1st)
D[22]	V-by-One@HS_D[22]	Cb(U)[6]/Cr(V)[6]	Y[6](1st)/Y[6](2nd)	0	RAW[6](1st)	RAW[6](1st)	Cb(U)[6]	Y[6](1st)
D[21]	V-by-One@HS_D[21]	Cb(U)[5]/Cr(V)[5]	Y[5](1st)/Y[5](2nd)	0	RAW[5](1st)	RAW[5](1st)	Cb(U)[5]	Y[5](1st)
D[20]	V-by-One@HS_D[20]	Cb(U)[4]/Cr(V)[4]	Y[4](1st)/Y[4](2nd)	0	RAW[4](1st)	RAW[4](1st)	Cb(U)[4]	Y[4](1st)
D[19]	V-by-One@HS_D[19]	Cb(U)[3]/Cr(V)[3]	Y[3](1st)/Y[3](2nd)	0	RAW[3](1st)	RAW[3](1st)	Cb(U)[3]	Y[3](1st)
D[18]	V-by-One@HS_D[18]	Cb(U)[2]/Cr(V)[2]	Y[2](1st)/Y[2](2nd)	0	RAW[2](1st)	RAW[2](1st)	Cb(U)[2]	Y[2](1st)
D[17]	V-by-One@HS_D[17]	Cb(U)[1]/Cr(V)[1]	Y[1](1st)/Y[1](2nd)	0	RAW[1](1st)	RAW[1](1st)	Cb(U)[1]	Y[1](1st)
D[16]	V-by-One@HS_D[16]	Cb(U)[0]/Cr(V)[0]	Y[0](1st)/Y[0](2nd)	0	RAW[0](1st)	RAW[0](1st)	Cb(U)[0]	Y[0](1st)
D[15]	V-by-One@HS_D[15]	0	0	Y[7](1st)/Y[7](2nd)	0	0	Y[7](2nd)	Cr(V)[7]
D[14]	V-by-One@HS_D[14]	0	0	Y[6](1st)/Y[6](2nd)	0	0	Y[6](2nd)	Cr(V)[6]
D[13]	V-by-One@HS_D[13]	0	0	Y[5](1st)/Y[5](2nd)	0	0	Y[5](2nd)	Cr(V)[5]
D[12]	V-by-One@HS_D[12]	0	0	Y[4](1st)/Y[4](2nd)	0	0	Y[4](2nd)	Cr(V)[4]
D[11]	V-by-One@HS_D[11]	0	0	Y[3](1st)/Y[3](2nd)	0	RAW[7](2nd)	Y[3](2nd)	Cr(V)[3]
D[10]	V-by-One@HS_D[10]	0	0	Y[2](1st)/Y[2](2nd)	0	RAW[6](2nd)	Y[2](2nd)	Cr(V)[2]
D[9]	V-by-One@HS_D[9]	0	0	Y[1](1st)/Y[1](2nd)	0	RAW[5](2nd)	Y[1](2nd)	Cr(V)[1]
D[8]	V-by-One@HS_D[8]	0	0	Y[0](1st)/Y[0](2nd)	0	RAW[4](2nd)	Y[0](2nd)	Cr(V)[0]
D[7]	V-by-One@HS_D[7]	Y[7](1st)/Y[7](2nd)	Cb(U)[7]/Cr(V)[7]	Cb(U)[7]/Cr(V)[7]	RAW[7](2nd)	RAW[3](2nd)	Cr(V)[7]	Y[7](2nd)
D[6]	V-by-One@HS_D[6]	Y[6](1st)/Y[6](2nd)	Cb(U)[6]/Cr(V)[6]	Cb(U)[6]/Cr(V)[6]	RAW[6](2nd)	RAW[2](2nd)	Cr(V)[6]	Y[6](2nd)
D[5]	V-by-One@HS_D[5]	Y[5](1st)/Y[5](2nd)	Cb(U)[5]/Cr(V)[5]	Cb(U)[5]/Cr(V)[5]	RAW[5](2nd)	RAW[1](2nd)	Cr(V)[5]	Y[5](2nd)
D[4]	V-by-One@HS_D[4]	Y[4](1st)/Y[4](2nd)	Cb(U)[4]/Cr(V)[4]	Cb(U)[4]/Cr(V)[4]	RAW[4](2nd)	RAW[0](2nd)	Cr(V)[4]	Y[4](2nd)
D[3]	V-by-One@HS_D[3]	Y[3](1st)/Y[3](2nd)	Cb(U)[3]/Cr(V)[3]	Cb(U)[3]/Cr(V)[3]	RAW[3](2nd)	0	Cr(V)[3]	Y[3](2nd)
D[2]	V-by-One@HS_D[2]	Y[2](1st)/Y[2](2nd)	Cb(U)[2]/Cr(V)[2]	Cb(U)[2]/Cr(V)[2]	RAW[2](2nd)	0	Cr(V)[2]	Y[2](2nd)
D[1]	V-by-One@HS_D[1]	Y[1](1st)/Y[1](2nd)	Cb(U)[1]/Cr(V)[1]	Cb(U)[1]/Cr(V)[1]	RAW[1](2nd)	0	Cr(V)[1]	Y[1](2nd)
D[0]	V-by-One@HS_D[0]	Y[0](1st)/Y[0](2nd)	Cb(U)[0]/Cr(V)[0]	Cb(U)[0]/Cr(V)[0]	RAW[0](2nd)	0	Cr(V)[0]	Y[0](2nd)
THCV236 pins	R_OUTPUT_FMT	1	2	3	4			
MAINMODE=0	R_HFSEL	1	-	0	1	0	1	1
COL1=0	R_BITMAP_SEL	2	-	0	0	0	0	2
LFSEL=0	default V-by-One@HS Byte Mode	4	3	3	4	3	4	4
HFSel=0 COL0=0,1	Format Name Vx1 HS std. Packer Packet ref.	RAW8HF	RGB888	RGB565	RGB565HF	RAW10	RAW10HF Map1	RAW10HF Map3
D[31]	V-by-One@HS_D[31]	RAW[7](2nd)	-	-	B[4](1st)	-	0	0
D[30]	V-by-One@HS_D[30]	RAW[6](2nd)	-	-	B[3](1st)	-	0	0
D[29]	V-by-One@HS_D[29]	RAW[5](2nd)	-	-	B[2](1st)	-	0	0
D[28]	V-by-One@HS_D[28]	RAW[4](2nd)	-	-	B[1](1st)	-	0	0
D[27]	V-by-One@HS_D[27]	RAW[3](2nd)	-	-	B[0](1st)	-	0	RAW[9](1st)
D[26]	V-by-One@HS_D[26]	RAW[2](2nd)	-	-	G[5](1st)	-	0	RAW[8](1st)
D[25]	V-by-One@HS_D[25]	RAW[1](2nd)	-	-	G[4](1st)	-	RAW[1](1st)	RAW[7](1st)
D[24]	V-by-One@HS_D[24]	RAW[0](2nd)	-	-	G[3](1st)	-	RAW[0](1st)	RAW[6](1st)
D[23]	V-by-One@HS_D[23]	RAW[7](1st)	B[7]	B[4]	G[2](1st)	0	RAW[9](1st)	RAW[5](1st)
D[22]	V-by-One@HS_D[22]	RAW[6](1st)	B[6]	B[3]	G[1](1st)	0	RAW[8](1st)	RAW[4](1st)
D[21]	V-by-One@HS_D[21]	RAW[5](1st)	B[5]	B[2]	G[0](1st)	0	RAW[7](1st)	RAW[3](1st)
D[20]	V-by-One@HS_D[20]	RAW[4](1st)	B[4]	B[1]	R[4](1st)	0	RAW[6](1st)	RAW[2](1st)
D[19]	V-by-One@HS_D[19]	RAW[3](1st)	B[3]	B[0]	R[3](1st)	0	RAW[5](1st)	RAW[1](1st)
D[18]	V-by-One@HS_D[18]	RAW[2](1st)	B[2]	0	R[2](1st)	0	RAW[4](1st)	RAW[0](1st)
D[17]	V-by-One@HS_D[17]	RAW[1](1st)	B[1]	0	R[1](1st)	0	RAW[3](1st)	0
D[16]	V-by-One@HS_D[16]	RAW[0](1st)	B[0]	0	R[0](1st)	0	RAW[2](1st)	0
D[15]	V-by-One@HS_D[15]	RAW[7](4th)	G[7]	G[5]	B[4](2nd)	0	0	0
D[14]	V-by-One@HS_D[14]	RAW[6](4th)	G[6]	G[4]	B[3](2nd)	0	0	0
D[13]	V-by-One@HS_D[13]	RAW[5](4th)	G[5]	G[3]	B[2](2nd)	0	0	0
D[12]	V-by-One@HS_D[12]	RAW[4](4th)	G[4]	G[2]	B[1](2nd)	0	0	0
D[11]	V-by-One@HS_D[11]	RAW[3](4th)	G[3]	G[1]	B[0](2nd)	0	0	RAW[9](2nd)
D[10]	V-by-One@HS_D[10]	RAW[2](4th)	G[2]	G[0]	G[5](2nd)	0	0	RAW[8](2nd)
D[9]	V-by-One@HS_D[9]	RAW[1](4th)	G[1]	0	G[4](2nd)	RAW[1]	RAW[1](2nd)	RAW[7](2nd)
D[8]	V-by-One@HS_D[8]	RAW[0](4th)	G[0]	0	G[3](2nd)	RAW[0]	RAW[0](2nd)	RAW[6](2nd)
D[7]	V-by-One@HS_D[7]	RAW[7](3rd)	R[7]	R[4]	G[2](2nd)	RAW[9]	RAW[9](2nd)	RAW[5](2nd)
D[6]	V-by-One@HS_D[6]	RAW[6](3rd)	R[6]	R[3]	G[1](2nd)	RAW[8]	RAW[8](2nd)	RAW[4](2nd)
D[5]	V-by-One@HS_D[5]	RAW[5](3rd)	R[5]	R[2]	G[0](2nd)	RAW[7]	RAW[7](2nd)	RAW[3](2nd)
D[4]	V-by-One@HS_D[4]	RAW[4](3rd)	R[4]	R[1]	R[4](2nd)	RAW[6]	RAW[6](2nd)	RAW[2](2nd)
D[3]	V-by-One@HS_D[3]	RAW[3](3rd)	R[3]	R[0]	R[3](2nd)	RAW[5]	RAW[5](2nd)	RAW[1](2nd)
D[2]	V-by-One@HS_D[2]	RAW[2](3rd)	R[2]	0	R[2](2nd)	RAW[4]	RAW[4](2nd)	RAW[0](2nd)
D[1]	V-by-One@HS_D[1]	RAW[1](3rd)	R[1]	0	R[1](2nd)	RAW[3]	RAW[3](2nd)	0
D[0]	V-by-One@HS_D[0]	RAW[0](3rd)	R[0]	0	R[0](2nd)	RAW[2]	RAW[2](2nd)	0

THCV236 pins	R_OUTPUT_FMT	5	6	7				
MAINMODE=0	R_HFSEL	0	1	1				
COL1=0	R_BITMAP_SEL	0	0	1				
LFSEL=0	default V-by-One@HS Byte Mode	3	4	3				
HFSEL=0 COL0=0,1	Format Name Vx1HS std. Packer Packet ref.	RAW12	RAW12HF Map1	RAW12HF Map2	RAW10HF2 Map1	RAW10HF2 Map3	RAW12HF2 Map1	RAW12HF2 Map2
D[31]	V-by-One@HS_D[31]	-	0	0	-	-	-	-
D[30]	V-by-One@HS_D[30]	-	0	0	-	-	-	-
D[29]	V-by-One@HS_D[29]	-	0	0	-	-	-	-
D[28]	V-by-One@HS_D[28]	-	0	0	-	-	-	-
D[27]	V-by-One@HS_D[27]	-	RAW[3] (1st)	RAW[11] (1st)	-	-	-	-
D[26]	V-by-One@HS_D[26]	-	RAW[2] (1st)	RAW[10] (1st)	-	-	-	-
D[25]	V-by-One@HS_D[25]	-	RAW[11] (1st)	RAW[9] (1st)	-	-	-	-
D[24]	V-by-One@HS_D[24]	-	RAW[0] (1st)	RAW[8] (1st)	-	-	-	-
D[23]	V-by-One@HS_D[23]	0	RAW[11] (1st)	RAW[7] (1st)	0	RAW[9] (1st)	RAW[3] (1st)	RAW[11] (1st)
D[22]	V-by-One@HS_D[22]	0	RAW[10] (1st)	RAW[6] (1st)	0	RAW[8] (1st)	RAW[2] (1st)	RAW[10] (1st)
D[21]	V-by-One@HS_D[21]	0	RAW[9] (1st)	RAW[5] (1st)	RAW[1] (1st)	RAW[7] (1st)	RAW[1] (1st)	RAW[9] (1st)
D[20]	V-by-One@HS_D[20]	0	RAW[8] (1st)	RAW[4] (1st)	RAW[0] (1st)	RAW[6] (1st)	RAW[0] (1st)	RAW[8] (1st)
D[19]	V-by-One@HS_D[19]	0	RAW[7] (1st)	RAW[3] (1st)	RAW[9] (1st)	RAW[5] (1st)	RAW[11] (1st)	RAW[7] (1st)
D[18]	V-by-One@HS_D[18]	0	RAW[6] (1st)	RAW[2] (1st)	RAW[8] (1st)	RAW[4] (1st)	RAW[10] (1st)	RAW[6] (1st)
D[17]	V-by-One@HS_D[17]	0	RAW[5] (1st)	RAW[1] (1st)	RAW[7] (1st)	RAW[3] (1st)	RAW[9] (1st)	RAW[5] (1st)
D[16]	V-by-One@HS_D[16]	0	RAW[4] (1st)	RAW[0] (1st)	RAW[6] (1st)	RAW[2] (1st)	RAW[8] (1st)	RAW[4] (1st)
D[15]	V-by-One@HS_D[15]	0	0	0	RAW[5] (1st)	RAW[1] (1st)	RAW[7] (1st)	RAW[3] (1st)
D[14]	V-by-One@HS_D[14]	0	0	0	RAW[4] (1st)	RAW[0] (1st)	RAW[6] (1st)	RAW[2] (1st)
D[13]	V-by-One@HS_D[13]	0	0	0	RAW[3] (1st)	0	RAW[5] (1st)	RAW[1] (1st)
D[12]	V-by-One@HS_D[12]	0	0	0	RAW[2] (1st)	0	RAW[4] (1st)	RAW[0] (1st)
D[11]	V-by-One@HS_D[11]	RAW[3]	RAW[3] (2nd)	RAW[11] (2nd)	0	RAW[9] (2nd)	RAW[3] (2nd)	RAW[11] (2nd)
D[10]	V-by-One@HS_D[10]	RAW[2]	RAW[2] (2nd)	RAW[10] (2nd)	0	RAW[8] (2nd)	RAW[2] (2nd)	RAW[10] (2nd)
D[9]	V-by-One@HS_D[9]	RAW[1]	RAW[1] (2nd)	RAW[9] (2nd)	RAW[1] (2nd)	RAW[7] (2nd)	RAW[1] (2nd)	RAW[9] (2nd)
D[8]	V-by-One@HS_D[8]	RAW[0]	RAW[0] (2nd)	RAW[8] (2nd)	RAW[0] (2nd)	RAW[6] (2nd)	RAW[0] (2nd)	RAW[8] (2nd)
D[7]	V-by-One@HS_D[7]	RAW[11]	RAW[11] (2nd)	RAW[7] (2nd)	RAW[9] (2nd)	RAW[5] (2nd)	RAW[11] (2nd)	RAW[7] (2nd)
D[6]	V-by-One@HS_D[6]	RAW[10]	RAW[10] (2nd)	RAW[6] (2nd)	RAW[8] (2nd)	RAW[4] (2nd)	RAW[10] (2nd)	RAW[6] (2nd)
D[5]	V-by-One@HS_D[5]	RAW[9]	RAW[9] (2nd)	RAW[5] (2nd)	RAW[7] (2nd)	RAW[3] (2nd)	RAW[9] (2nd)	RAW[5] (2nd)
D[4]	V-by-One@HS_D[4]	RAW[8]	RAW[8] (2nd)	RAW[4] (2nd)	RAW[6] (2nd)	RAW[2] (2nd)	RAW[8] (2nd)	RAW[4] (2nd)
D[3]	V-by-One@HS_D[3]	RAW[7]	RAW[7] (2nd)	RAW[3] (2nd)	RAW[5] (2nd)	RAW[1] (2nd)	RAW[7] (2nd)	RAW[3] (2nd)
D[2]	V-by-One@HS_D[2]	RAW[6]	RAW[6] (2nd)	RAW[2] (2nd)	RAW[4] (2nd)	RAW[0] (2nd)	RAW[6] (2nd)	RAW[2] (2nd)
D[1]	V-by-One@HS_D[1]	RAW[5]	RAW[5] (2nd)	RAW[1] (2nd)	RAW[3] (2nd)	0	RAW[5] (2nd)	RAW[1] (2nd)
D[0]	V-by-One@HS_D[0]	RAW[4]	RAW[4] (2nd)	RAW[0] (2nd)	RAW[2] (2nd)	0	RAW[4] (2nd)	RAW[0] (2nd)

## THCV241A to THCV236 (HFSEL=1) pin assignment example

THCV241A V-by-One® HS standard format is used. Formats with dark cell in below table cannot be used.

If default V-by-One® HS Byte Mode of THCV241A is 3Byte Mode, additional setting of R\_COL\_SEL=1 and R\_COL\_MAN[1:0]=10 to force 4Byte Mode is required in order to match THCV236 data mapping.

THCV236 pins	R_OUTPUT_FMT	1	2	3	4	1	2
MANMODE=0	R_HFSEL	0					
COL1=0	R_BITMAP_SEL	0	1	2	0	0	1
LFSEL=0	default V-by-One@HS Byte Mode	3	3	3	3	4	4
HFSEL=1	Format Name	YUV422 Map1	YUV422 Map2	YUV422 Map3	RAW8 Map4	YUV422HF Map1	YUV422HF Map2
COLO=1	Vx1HS std. Packer Packet ref.						
D[15](1st)	V-by-One@HS_D[31]	-	-	-	-	Y[7](1st)	Cb(U)[7]
D[14](1st)	V-by-One@HS_D[30]	-	-	-	-	Y[6](1st)	Cb(U)[6]
D[13](1st)	V-by-One@HS_D[29]	-	-	-	-	Y[5](1st)	Cb(U)[5]
D[12](1st)	V-by-One@HS_D[28]	-	-	-	-	Y[4](1st)	Cb(U)[4]
D[11](1st)	V-by-One@HS_D[27]	-	-	-	-	Y[3](1st)	Cb(U)[3]
D[10](1st)	V-by-One@HS_D[26]	-	-	-	-	Y[2](1st)	Cb(U)[2]
D[9](1st)	V-by-One@HS_D[25]	-	-	-	-	Y[1](1st)	Cb(U)[1]
D[8](1st)	V-by-One@HS_D[24]	-	-	-	-	Y[0](1st)	Cb(U)[0]
D[7](1st)	V-by-One@HS_D[23]	Cb(U)[7]/Cr(V)[7]	Y[7](1st)/Y[7](2nd)	0	RAW[7](1st)	RAW[7](1st)	Cb(U)[7]
D[6](1st)	V-by-One@HS_D[22]	Cb(U)[6]/Cr(V)[6]	Y[6](1st)/Y[6](2nd)	0	RAW[6](1st)	RAW[6](1st)	Cb(U)[6]
D[5](1st)	V-by-One@HS_D[21]	Cb(U)[5]/Cr(V)[5]	Y[5](1st)/Y[5](2nd)	0	RAW[5](1st)	RAW[5](1st)	Cb(U)[5]
D[4](1st)	V-by-One@HS_D[20]	Cb(U)[4]/Cr(V)[4]	Y[4](1st)/Y[4](2nd)	0	RAW[4](1st)	RAW[4](1st)	Cb(U)[4]
D[3](1st)	V-by-One@HS_D[19]	Cb(U)[3]/Cr(V)[3]	Y[3](1st)/Y[3](2nd)	0	RAW[3](1st)	RAW[3](1st)	Cb(U)[3]
D[2](1st)	V-by-One@HS_D[18]	Cb(U)[2]/Cr(V)[2]	Y[2](1st)/Y[2](2nd)	0	RAW[2](1st)	RAW[2](1st)	Cb(U)[2]
D[1](1st)	V-by-One@HS_D[17]	Cb(U)[1]/Cr(V)[1]	Y[1](1st)/Y[1](2nd)	0	RAW[1](1st)	RAW[1](1st)	Cb(U)[1]
D[0](1st)	V-by-One@HS_D[16]	Cb(U)[0]/Cr(V)[0]	Y[0](1st)/Y[0](2nd)	0	RAW[0](1st)	RAW[0](1st)	Cb(U)[0]
D[15](2nd)	V-by-One@HS_D[15]	0	0	Y[7](1st)/Y[7](2nd)	0	0	Y[7](2nd)
D[14](2nd)	V-by-One@HS_D[14]	0	0	Y[6](1st)/Y[6](2nd)	0	0	Y[6](2nd)
D[13](2nd)	V-by-One@HS_D[13]	0	0	Y[5](1st)/Y[5](2nd)	0	0	Y[5](2nd)
D[12](2nd)	V-by-One@HS_D[12]	0	0	Y[4](1st)/Y[4](2nd)	0	0	Y[4](2nd)
D[11](2nd)	V-by-One@HS_D[11]	0	0	Y[3](1st)/Y[3](2nd)	0	RAW[7](2nd)	Cr(V)[3]
D[10](2nd)	V-by-One@HS_D[10]	0	0	Y[2](1st)/Y[2](2nd)	0	RAW[6](2nd)	Cr(V)[2]
D[9](2nd)	V-by-One@HS_D[9]	0	0	Y[1](1st)/Y[1](2nd)	0	RAW[5](2nd)	Cr(V)[1]
D[8](2nd)	V-by-One@HS_D[8]	0	0	Y[0](1st)/Y[0](2nd)	0	RAW[4](2nd)	Cr(V)[0]
D[7](2nd)	V-by-One@HS_D[7]	Y[7](1st)/Y[7](2nd)	Cb(U)[7]/Cr(V)[7]	RAW[7](2nd)	RAW[3](2nd)	Cr(V)[7]	Y[7](2nd)
D[6](2nd)	V-by-One@HS_D[6]	Y[6](1st)/Y[6](2nd)	Cb(U)[6]/Cr(V)[6]	RAW[6](2nd)	RAW[2](2nd)	Cr(V)[6]	Y[6](2nd)
D[5](2nd)	V-by-One@HS_D[5]	Y[5](1st)/Y[5](2nd)	Cb(U)[5]/Cr(V)[5]	RAW[5](2nd)	RAW[1](2nd)	Cr(V)[5]	Y[5](2nd)
D[4](2nd)	V-by-One@HS_D[4]	Y[4](1st)/Y[4](2nd)	Cb(U)[4]/Cr(V)[4]	RAW[4](2nd)	RAW[0](2nd)	Cr(V)[4]	Y[4](2nd)
D[3](2nd)	V-by-One@HS_D[3]	Y[3](1st)/Y[3](2nd)	Cb(U)[3]/Cr(V)[3]	RAW[3](2nd)	0	Cr(V)[3]	Y[3](2nd)
D[2](2nd)	V-by-One@HS_D[2]	Y[2](1st)/Y[2](2nd)	Cb(U)[2]/Cr(V)[2]	RAW[2](2nd)	0	Cr(V)[2]	Y[2](2nd)
D[1](2nd)	V-by-One@HS_D[1]	Y[1](1st)/Y[1](2nd)	Cb(U)[1]/Cr(V)[1]	RAW[1](2nd)	0	Cr(V)[1]	Y[1](2nd)
D[0](2nd)	V-by-One@HS_D[0]	Y[0](1st)/Y[0](2nd)	Cb(U)[0]/Cr(V)[0]	RAW[0](2nd)	0	Cr(V)[0]	Y[0](2nd)

THCV236 pins	R_OUTPUT_FMT	1	2	3	4	1	2
MANMODE=0	R_HFSEL	1	-	0	1	0	1
COL1=0	R_BITMAP_SEL	2	-	0	0	0	2
LFSEL=0	default V-by-One@HS Byte Mode	4	3	3	4	3	4
HFSEL=1	Format Name	RAW8HF	RGB888	RGB565	RGB565HF	RAW10	RAW10HF Map1
COLO=1	Vx1HS std. Packer Packet ref.						
D[15](1st)	V-by-One@HS_D[31]	RAW[7](2nd)	-	-	B[4](1st)	-	0
D[14](1st)	V-by-One@HS_D[30]	RAW[6](2nd)	-	-	B[3](1st)	-	0
D[13](1st)	V-by-One@HS_D[29]	RAW[5](2nd)	-	-	B[2](1st)	-	0
D[12](1st)	V-by-One@HS_D[28]	RAW[4](2nd)	-	-	B[1](1st)	-	0
D[11](1st)	V-by-One@HS_D[27]	RAW[3](2nd)	-	-	B[0](1st)	-	0
D[10](1st)	V-by-One@HS_D[26]	RAW[2](2nd)	-	-	G[5](1st)	-	RAW[9](1st)
D[9](1st)	V-by-One@HS_D[25]	RAW[1](2nd)	-	-	G[4](1st)	-	RAW[7](1st)
D[8](1st)	V-by-One@HS_D[24]	RAW[0](2nd)	-	-	G[3](1st)	-	RAW[6](1st)
D[7](1st)	V-by-One@HS_D[23]	RAW[7](1st)	B[7]	B[4]	G[2](1st)	0	RAW[5](1st)
D[6](1st)	V-by-One@HS_D[22]	RAW[6](1st)	B[6]	B[3]	G[1](1st)	0	RAW[8](1st)
D[5](1st)	V-by-One@HS_D[21]	RAW[5](1st)	B[5]	B[2]	G[0](1st)	0	RAW[7](1st)
D[4](1st)	V-by-One@HS_D[20]	RAW[4](1st)	B[4]	B[1]	R[4](1st)	0	RAW[6](1st)
D[3](1st)	V-by-One@HS_D[19]	RAW[3](1st)	B[3]	B[0]	R[3](1st)	0	RAW[5](1st)
D[2](1st)	V-by-One@HS_D[18]	RAW[2](1st)	B[2]	0	R[2](1st)	0	RAW[4](1st)
D[1](1st)	V-by-One@HS_D[17]	RAW[1](1st)	B[1]	0	R[1](1st)	0	RAW[3](1st)
D[0](1st)	V-by-One@HS_D[16]	RAW[0](1st)	B[0]	0	R[0](1st)	0	RAW[2](1st)
D[15](2nd)	V-by-One@HS_D[15]	RAW[7](4th)	G[7]	G[5]	B[4](2nd)	0	0
D[14](2nd)	V-by-One@HS_D[14]	RAW[6](4th)	G[6]	G[4]	B[3](2nd)	0	0
D[13](2nd)	V-by-One@HS_D[13]	RAW[5](4th)	G[5]	G[3]	B[2](2nd)	0	0
D[12](2nd)	V-by-One@HS_D[12]	RAW[4](4th)	G[4]	G[2]	B[1](2nd)	0	0
D[11](2nd)	V-by-One@HS_D[11]	RAW[3](4th)	G[3]	G[1]	B[0](2nd)	0	0
D[10](2nd)	V-by-One@HS_D[10]	RAW[2](4th)	G[2]	G[0]	G[5](2nd)	0	0
D[9](2nd)	V-by-One@HS_D[9]	RAW[1](4th)	G[1]	0	G[4](2nd)	RAW[1](2nd)	RAW[9](2nd)
D[8](2nd)	V-by-One@HS_D[8]	RAW[0](4th)	G[0]	0	G[3](2nd)	RAW[0](2nd)	RAW[6](2nd)
D[7](2nd)	V-by-One@HS_D[7]	RAW[7](3rd)	R[7]	R[4]	G[2](2nd)	RAW[9](2nd)	RAW[5](2nd)
D[6](2nd)	V-by-One@HS_D[6]	RAW[6](3rd)	R[6]	R[3]	G[1](2nd)	RAW[8](2nd)	RAW[4](2nd)
D[5](2nd)	V-by-One@HS_D[5]	RAW[5](3rd)	R[5]	R[2]	G[0](2nd)	RAW[7](2nd)	RAW[3](2nd)
D[4](2nd)	V-by-One@HS_D[4]	RAW[4](3rd)	R[4]	R[1]	R[4](2nd)	RAW[6](2nd)	RAW[2](2nd)
D[3](2nd)	V-by-One@HS_D[3]	RAW[3](3rd)	R[3]	R[0]	R[3](2nd)	RAW[5](2nd)	RAW[1](2nd)
D[2](2nd)	V-by-One@HS_D[2]	RAW[2](3rd)	R[2]	0	R[2](2nd)	RAW[4](2nd)	RAW[0](2nd)
D[1](2nd)	V-by-One@HS_D[1]	RAW[1](3rd)	R[1]	0	R[1](2nd)	RAW[3](2nd)	0
D[0](2nd)	V-by-One@HS_D[0]	RAW[0](3rd)	R[0]	0	R[0](2nd)	RAW[2](2nd)	0

THCV236 pins	R_OUTPUT_FMT	5	6	7
MAINMODE=0	R_HFSEL	0	1	-
COL1=0	R_BITMAP_SEL	0	0	2
LFSEL=0	default V-by-One@HS Byte Mode	3	4	3
HFSEL=1	Format Name Vx1HS std. Packer Packet ref.	RAW12	RAW12HF Map1	RAW12HF Map2
D[15](1st)	V-by-One@HS_D[31]	-	0	-
D[14](1st)	V-by-One@HS_D[30]	-	0	-
D[13](1st)	V-by-One@HS_D[29]	-	0	-
D[12](1st)	V-by-One@HS_D[28]	-	0	-
D[11](1st)	V-by-One@HS_D[27]	-	RAW[3] (1st)	RAW[11] (1st)
D[10](1st)	V-by-One@HS_D[26]	-	RAW[2] (1st)	RAW[10] (1st)
D[9](1st)	V-by-One@HS_D[25]	-	RAW[11] (1st)	RAW[19] (1st)
D[8](1st)	V-by-One@HS_D[24]	-	RAW[0] (1st)	RAW[8] (1st)
D[7](1st)	V-by-One@HS_D[23]	0	RAW[11] (1st)	RAW[7] (1st)
D[6](1st)	V-by-One@HS_D[22]	0	RAW[10] (1st)	RAW[6] (1st)
D[5](1st)	V-by-One@HS_D[21]	0	RAW[9] (1st)	RAW[5] (1st)
D[4](1st)	V-by-One@HS_D[20]	0	RAW[8] (1st)	RAW[4] (1st)
D[3](1st)	V-by-One@HS_D[19]	0	RAW[7] (1st)	RAW[3] (1st)
D[2](1st)	V-by-One@HS_D[18]	0	RAW[6] (1st)	RAW[2] (1st)
D[1](1st)	V-by-One@HS_D[17]	0	RAW[5] (1st)	RAW[1] (1st)
D[0](1st)	V-by-One@HS_D[16]	0	RAW[4] (1st)	RAW[0] (1st)
D[15](2nd)	V-by-One@HS_D[15]	0	0	RAW[5] (1st)
D[14](2nd)	V-by-One@HS_D[14]	0	0	RAW[4] (1st)
D[13](2nd)	V-by-One@HS_D[13]	0	0	RAW[3] (1st)
D[12](2nd)	V-by-One@HS_D[12]	0	0	RAW[2] (1st)
D[11](2nd)	V-by-One@HS_D[11]	RAW[3]	RAW[3] (2nd)	0
D[10](2nd)	V-by-One@HS_D[10]	RAW[2]	RAW[2] (2nd)	RAW[11] (2nd)
D[9](2nd)	V-by-One@HS_D[9]	RAW[1]	RAW[1] (2nd)	RAW[10] (2nd)
D[8](2nd)	V-by-One@HS_D[8]	RAW[0]	RAW[0] (2nd)	RAW[9] (2nd)
D[7](2nd)	V-by-One@HS_D[7]	RAW[11]	RAW[11] (2nd)	RAW[8] (2nd)
D[6](2nd)	V-by-One@HS_D[6]	RAW[10]	RAW[10] (2nd)	RAW[7] (2nd)
D[5](2nd)	V-by-One@HS_D[5]	RAW[9]	RAW[9] (2nd)	RAW[6] (2nd)
D[4](2nd)	V-by-One@HS_D[4]	RAW[8]	RAW[8] (2nd)	RAW[5] (2nd)
D[3](2nd)	V-by-One@HS_D[3]	RAW[7]	RAW[7] (2nd)	RAW[4] (2nd)
D[2](2nd)	V-by-One@HS_D[2]	RAW[6]	RAW[6] (2nd)	RAW[3] (2nd)
D[1](2nd)	V-by-One@HS_D[1]	RAW[5]	RAW[5] (2nd)	RAW[2] (2nd)
D[0](2nd)	V-by-One@HS_D[0]	RAW[4]	RAW[4] (2nd)	RAW[1] (2nd)

## Reference Code

### THCV241A direct initialization code sample

THCV241A 2-wire slave 7bit address is 0b0001011 (0x0B) below, being with write command, 0x16 as 8bit. THCV241A to THCV236-Q connection is assumed. 68, 00, FE are all hexadecimal value.

**Table 4 THCV241A Direct Initialization code sample1**

Step		SlvAddr	SubAddr	SubAddr	Data	comment
1	Start	16	00	72		//Power On //CKI input //PDNO Low to High //wait 1ms (>t5)
2	Start	16	00	70	22	Stop // //w rite value = 0x02 (Sub-Link Tx Term=50ohm & Drive=12mA)
3	Start	16	00	7F	03	Stop // //w rite value = 0x03 (Tuning register access Enable(1/2))
4	Start	16	00	76	19	Stop // //w rite value = 0x19 (Tuning register access Enable(2/2))
5	Start	16	10	0F	15	Stop // //w rite value = 0x15 (Sub-Link clock unit period as 0x15)
6	Start	16	10	11	01	Stop // //w rite value = 0x01 (PLL Manual setting mode)
					1C	// //w rite value = 0x1C (R_PLL_SETTING[47:40] example)
					00	// //w rite value = 0x00 (R_PLL_SETTING[39:32] example)
					00	// //w rite value = 0x00 (R_PLL_SETTING[31:24] example)
					00	// //w rite value = 0x00 (R_PLL_SETTING[23:16] example)
					33	// //w rite value = 0x33 (R_PLL_SETTING[15:8] example)
					01	Stop // //w rite value = 0x01 (R_PLL_SETTING[7:0] example)
7	Start	16	10	00		// //THCV241A Sub-Address = 0x1000
8	Start	16	10	01	00	Stop // //w rite value = 0x00 (V-by-One® HS output lane number = 1lane)
					13	// //THCV241A Sub-Address = 0x1001
					20	Stop // //w rite value = 0x13 (Vx1HS Standard YUV422(16bit), no PH)
					20	// //w rite value = 0x20 (HFSEL Enable, FS/FE SYNC at MIPI ignored)
9	Start	16	10	55	00	Stop // //THCV241A Sub-Address = 0x1055
10	Start	16	10	04	00	Stop // //w rite value = 0x00 (V-by-One® HS output data mapping MAP1)
					03	// //THCV241A Sub-Address = 0x1004
					03	Stop // //w rite value = 0x03 (Vx1HS Vsync/Hsync polarity Low active)
11	Start	16	10	2B	06	Stop // //THCV241A Sub-Address = 0x102B
					06	Stop // //w rite value = 0x06 (MIPI THS(SETTLE-TERM_EN) setting = 0d10)
12	Start	16	10	27	00	Stop // //THCV241A Sub-Address = 0x1027
					00	Stop // //w rite value = 0x00 (MIPI Data Type err check setting = 0x00)
13	Start	16	10	07	0F	Stop // //THCV241A Sub-Address = 0x1007
					2F	// //w rite value = 0x0F (VS int. generation / e.g. OFFSET = 7Line)
					0E	Stop // //w rite value = 0x2F (e.g. calculated VS-HTOTAL = 752pixel)
14	Start	16	10	0C	0E	Stop // //w rite value = 0x0E (e.g. VS pulse = *3Line / HS gen. mode1)
					02	// //THCV241A Sub-Address = 0x100C (under bank 0x10)
					08	Stop // //w rite value = 0x02 (Hsync output in Vblank, starting from FE)
15	Start	16	10	2D	13	Stop // //w rite value = 0x08 (e.g. Vx1HS Hsync output# in Vblank = 8)
					13	// //THCV241A Sub-Address = 0x102D (under bank 0x10)
16	Start	16	10	2C	01	Stop // //w rite value = 0x13 (MIPI Data 4Lane Enable, Data lane the first)
					01	// //THCV241A Sub-Address = 0x102C (under bank 0x10)
17	Start	16	10	05	01	Stop // //w rite value = 0x01 (MIPI Clock Lane Enable, Clock lane the last)
					01	// //THCV241A Sub-Address = 0x1005 (under bank 0x10)
					01	Stop // //w rite value = 0x01 (Software Reset Release (PLL))
						//wait 2ms (>t7) //CMOS Sensor/ISP initialization
18	Start	16	10	06		// //THCV241A Sub-Address = 0x1006 (under bank 0x10)
					01	Stop // //w rite value = 0x01 (Software Reset Release (Vx1HS Tx))
						//wait 10ms (>t8) //V-by-One® HS output Normal operation

THCV241A remote initialization from THCV242 by Set&Trig. mode1 code sample1:594Mbps x4Lane  
 THCV242 2-wire slave 7bit address is 0b0001011 (0x0B) below, being with write command, 0x16 as 8bit.  
 THCV242 to THCV241A connection is assumed. 68, 00, FE are all hexadecimal value.  
 Main-Link input:2.97Gbps 1Lane, MIPI output 594Mbps 4Lane, 2Mpixel YUV422 data, MPRF format

**Table 5 THCV241A-242 Initialization code sample1 with Set&Trig. mode1:594x4Lane**

Step	SlvAddr	SubAddr	SubAddr	Data	comment
1	Start	16	00	04	01 Stop // Sub-Link Initialization
2	Start	16	00	10	10 Stop // Sub-Link Initialization
3	Start	16	17	04	01 Stop // Sub-Link Initialization
4	Start	16	01	02	02 Stop // Sub-Link Initialization
5	Start	16	01	03	02 Stop // Sub-Link Initialization
6	Start	16	01	04	00 Stop // Sub-Link Initialization
7	Start	16	01	05	00 Stop // Sub-Link Initialization
8	Start	16	01	00	03 Stop // Sub-Link Initialization
9	Start	16	01	0F	25 Stop // Sub-Link Initialization
10	Start	16	01	0A	15 Stop // Sub-Link Initialization
11	Start	16	00	E4	01 Stop // Sub-Link Initialization
12	Start	16	00	D0	00 Stop // THCV241A Sub-Link Initialization
13	Start	16	00	D1	FE Stop // THCV241A bank setting
14	Start	16	00	D2	11 Stop //
15	Start	16	00	E0	16 Stop // Sub-Link access target
16	Start	16	00	E1	10 Stop // Sub-Link 2Byte Addr. Access
17	Start	16	00	E5	01 Stop //
18	Start	16	00	D0	F3 Stop // THCV241A Sub-Link Initialization
19	Start	16	00	D1	00 Stop //
20	Start	16	00	E1	00 Stop // Sub-Link 1Byte Addr. Access
21	Start	16	00	E5	01 Stop //
22	Start	16	00	D0	F2 Stop // THCV241A Sub-Link Initialization
23	Start	16	00	D1	22 Stop //
24	Start	16	00	E5	01 Stop //
25	Start	16	00	D0	F0 Stop // THCV241A Sub-Link Initialization
26	Start	16	00	D1	03 Stop //
27	Start	16	00	E5	01 Stop //
28	Start	16	00	D0	FF Stop // THCV241A Sub-Link Initialization
29	Start	16	00	D1	19 Stop //
30	Start	16	00	E5	01 Stop //
31	Start	16	00	D0	F6 Stop // THCV241A Sub-Link Initialization
32	Start	16	00	D1	15 Stop //
33	Start	16	00	E5	01 Stop //
34	Start	16	00	D0	FE Stop // THCV241A bank setting
35	Start	16	00	D1	21 Stop //
36	Start	16	00	E5	01 Stop //
37	Start	16	00	D0	0F Stop // THCV241A PLL setting
38	Start	16	00	D1	01 Stop //
39	Start	16	00	E5	01 Stop //
40	Start	16	00	D0	11 Stop // THCV241A PLL setting
41	Start	16	00	D1	31 Stop //
42	Start	16	00	E5	01 Stop //
43	Start	16	00	D0	12 Stop // THCV241A PLL setting
44	Start	16	00	D1	80 Stop //
45	Start	16	00	E5	01 Stop //

Step		SlvAddr	SubAddr	SubAddr	Data	comment
46	Start	16	00	D0	13	Stop // THCV241A PLL setting
47	Start	16	00	D1	00	Stop //
48	Start	16	00	E5	01	Stop //
49	Start	16	00	D0	14	Stop // THCV241A PLL setting
50	Start	16	00	D1	00	Stop //
51	Start	16	00	E5	01	Stop //
52	Start	16	00	D0	15	Stop // THCV241A PLL setting
53	Start	16	00	D1	44	Stop //
54	Start	16	00	E5	01	Stop //
55	Start	16	00	D0	16	Stop // THCV241A PLL setting
56	Start	16	00	D1	01	Stop //
57	Start	16	00	E5	01	Stop //
58	Start	16	00	D0	00	Stop // THCV241A Main-Link setting
59	Start	16	00	D1	00	Stop //
60	Start	16	00	E5	01	Stop //
61	Start	16	00	D0	01	Stop // THCV241A Main-Link setting
62	Start	16	00	D1	00	Stop //
63	Start	16	00	E5	01	Stop //
64	Start	16	00	D0	02	Stop // THCV241A Main-Link setting
65	Start	16	00	D1	00	Stop //
66	Start	16	00	E5	01	Stop //
67	Start	16	00	D0	55	Stop // THCV241A Main-Link setting
68	Start	16	00	D1	00	Stop //
69	Start	16	00	E5	01	Stop //
70	Start	16	00	D0	04	Stop // THCV241A SYNC setting
71	Start	16	00	D1	00	Stop //
72	Start	16	00	E5	01	Stop //
73	Start	16	00	D0	2B	Stop // THCV241A MIPI setting
74	Start	16	00	D1	06	Stop //
75	Start	16	00	E5	01	Stop //
76	Start	16	00	D0	27	Stop // THCV241A MIPI setting
77	Start	16	00	D1	00	Stop //
78	Start	16	00	E5	01	Stop //
79	Start	16	00	D0	07	Stop // THCV241A SYNC setting
80	Start	16	00	D1	00	Stop //
81	Start	16	00	E5	01	Stop //
82	Start	16	00	D0	08	Stop // THCV241A SYNC setting
83	Start	16	00	D1	00	Stop //
84	Start	16	00	E5	01	Stop //
85	Start	16	00	D0	09	Stop // THCV241A SYNC setting
86	Start	16	00	D1	00	Stop //
87	Start	16	00	E5	01	Stop //
88	Start	16	00	D0	0C	Stop // THCV241A SYNC setting
89	Start	16	00	D1	00	Stop //
90	Start	16	00	E5	01	Stop //
91	Start	16	00	D0	0D	Stop // THCV241A SYNC setting
92	Start	16	00	D1	00	Stop //
93	Start	16	00	E5	01	Stop //
94	Start	16	00	D0	2D	Stop // THCV241A MIPI setting
95	Start	16	00	D1	13	Stop //
96	Start	16	00	E5	01	Stop //
97	Start	16	00	D0	2C	Stop // THCV241A MIPI setting
98	Start	16	00	D1	01	Stop //
99	Start	16	00	E5	01	Stop //

Step		SlvAddr	SubAddr	SubAddr	Data		comment
100	Start	16	00	D0	05	Stop	// THCV241A PLL reset
101	Start	16	00	D1	01	Stop	//
102	Start	16	00	E5	01	Stop	//
103	Start	16	00	D0	06	Stop	// THCV241A Main-Link reset
104	Start	16	00	D1	01	Stop	//
105	Start	16	00	E5	01	Stop	//
106	Start	16	00	10	11	Stop	// Sub-Link Initialization end
107	Start	16	10	10	A1	Stop	// Main-Link setting
108	Start	16	10	11	05	Stop	// Main-Link setting
109	Start	16	10	12	00	Stop	// Main-Link setting
110	Start	16	10	21	20	Stop	// PLL setting
111	Start	16	10	22	02	Stop	// PLL setting
112	Start	16	10	23	21	Stop	// PLL setting
113	Start	16	10	24	00	Stop	// PLL setting
114	Start	16	10	25	00	Stop	// PLL setting
115	Start	16	10	26	00	Stop	// PLL setting
116	Start	16	10	27	07	Stop	// Reserved procedure
117	Start	16	10	28	00	Stop	// MIPI setting
118	Start	16	11	00	01	Stop	// Main-Link / MIPI setting
119	Start	16	11	01	01	Stop	// Main-Link / MIPI setting
120	Start	16	11	02	01	Stop	// Main-Link / MIPI setting
121	Start	16	11	03	00	Stop	// Main-Link / MIPI setting
122	Start	16	11	04	00	Stop	// Main-Link / MIPI setting
123	Start	16	16	09	02	Stop	// MIPI setting
124	Start	16	16	0A	1D	Stop	// MIPI setting
125	Start	16	16	0B	07	Stop	// MIPI setting
126	Start	16	16	0C	02	Stop	// MIPI setting
127	Start	16	16	0D	0C	Stop	// MIPI setting
128	Start	16	16	0E	0B	Stop	// MIPI setting
129	Start	16	16	0F	05	Stop	// MIPI setting
130	Start	16	16	10	02	Stop	// MIPI setting
131	Start	16	16	11	10	Stop	// MIPI setting
132	Start	16	16	12	07	Stop	// MIPI setting
133	Start	16	16	13	40	Stop	// MIPI setting
134	Start	16	16	05	2B	Stop	// MIPI setting
135	Start	16	16	06	44	Stop	// MIPI setting
136	Start	16	16	00	1A	Stop	// MIPI reset
137	Start	16	17	03	01	Stop	// PLL reset
138	Start	16	17	04	11	Stop	// Main-Link reset

THCV241A remote initialization from THCV242 by Set&Trig. mode1 code sample2:891Mbps x2Lane  
 THCV242 2-wire slave 7bit address is 0b0001011 (0x0B) below, being with write command, 0x16 as 8bit.  
 THCV242 to THCV241A connection is assumed. 68, 00, FE are all hexadecimal value.  
 Main-Link input:2.2275Gbps 1Lane, MIPI output 891Mbps 2Lane, 2Mpixel RAW12 data, MPRF format

**Table 6 THCV241A-242 Initialization code sample2 with Set&Trig. mode1:891x2Lane**

Step		SlvAddr	SubAddr	SubAddr	Data	comment
1	Start	16	00	04	01	Stop // Sub-Link Initialization
2	Start	16	00	10	10	Stop // Sub-Link Initialization
3	Start	16	17	04	01	Stop // Sub-Link Initialization
4	Start	16	01	02	02	Stop // Sub-Link Initialization
5	Start	16	01	03	02	Stop // Sub-Link Initialization
6	Start	16	01	04	00	Stop // Sub-Link Initialization
7	Start	16	01	05	00	Stop // Sub-Link Initialization
8	Start	16	01	00	03	Stop // Sub-Link Initialization
9	Start	16	01	0F	25	Stop // Sub-Link Initialization
10	Start	16	01	0A	15	Stop // Sub-Link Initialization
11	Start	16	00	E4	01	Stop // Sub-Link Initialization
12	Start	16	00	D0	00	Stop // THCV241A Sub-Link Initialization
13	Start	16	00	D1	FE	Stop // THCV241A bank setting
14	Start	16	00	D2	11	Stop //
15	Start	16	00	E0	16	Stop // Sub-Link access target
16	Start	16	00	E1	10	Stop // Sub-Link 2Byte Addr. Access
17	Start	16	00	E5	01	Stop //
18	Start	16	00	D0	F3	Stop // THCV241A Sub-Link Initialization
19	Start	16	00	D1	00	Stop //
20	Start	16	00	E1	00	Stop // Sub-Link 1Byte Addr. Access
21	Start	16	00	E5	01	Stop //
22	Start	16	00	D0	F2	Stop // THCV241A Sub-Link Initialization
23	Start	16	00	D1	22	Stop //
24	Start	16	00	E5	01	Stop //
25	Start	16	00	D0	F0	Stop // THCV241A Sub-Link Initialization
26	Start	16	00	D1	03	Stop //
27	Start	16	00	E5	01	Stop //
28	Start	16	00	D0	FF	Stop // THCV241A Sub-Link Initialization
29	Start	16	00	D1	19	Stop //
30	Start	16	00	E5	01	Stop //
31	Start	16	00	D0	F6	Stop // THCV241A Sub-Link Initialization
32	Start	16	00	D1	15	Stop //
33	Start	16	00	E5	01	Stop //
34	Start	16	00	D0	FE	Stop // THCV241A bank setting
35	Start	16	00	D1	21	Stop //
36	Start	16	00	E5	01	Stop //
37	Start	16	00	D0	0F	Stop // THCV241A PLL setting
38	Start	16	00	D1	01	Stop //
39	Start	16	00	E5	01	Stop //
40	Start	16	00	D0	11	Stop // THCV241A PLL setting
41	Start	16	00	D1	25	Stop //
42	Start	16	00	E5	01	Stop //
43	Start	16	00	D0	12	Stop // THCV241A PLL setting
44	Start	16	00	D1	20	Stop //
45	Start	16	00	E5	01	Stop //

Step		SlvAddr	SubAddr	SubAddr	Data	comment
46	Start	16	00	D0	13	Stop // THCV241A PLL setting
47	Start	16	00	D1	00	Stop //
48	Start	16	00	E5	01	Stop //
49	Start	16	00	D0	14	Stop // THCV241A PLL setting
50	Start	16	00	D1	00	Stop //
51	Start	16	00	E5	01	Stop //
52	Start	16	00	D0	15	Stop // THCV241A PLL setting
53	Start	16	00	D1	44	Stop //
54	Start	16	00	E5	01	Stop //
55	Start	16	00	D0	16	Stop // THCV241A PLL setting
56	Start	16	00	D1	01	Stop //
57	Start	16	00	E5	01	Stop //
58	Start	16	00	D0	00	Stop // THCV241A Main-Link setting
59	Start	16	00	D1	00	Stop //
60	Start	16	00	E5	01	Stop //
61	Start	16	00	D0	01	Stop // THCV241A Main-Link setting
62	Start	16	00	D1	00	Stop //
63	Start	16	00	E5	01	Stop //
64	Start	16	00	D0	02	Stop // THCV241A Main-Link setting
65	Start	16	00	D1	00	Stop //
66	Start	16	00	E5	01	Stop //
67	Start	16	00	D0	55	Stop // THCV241A Main-Link setting
68	Start	16	00	D1	00	Stop //
69	Start	16	00	E5	01	Stop //
70	Start	16	00	D0	04	Stop // THCV241A SYNC setting
71	Start	16	00	D1	00	Stop //
72	Start	16	00	E5	01	Stop //
73	Start	16	00	D0	2B	Stop // THCV241A MIPI setting
74	Start	16	00	D1	05	Stop //
75	Start	16	00	E5	01	Stop //
76	Start	16	00	D0	27	Stop // THCV241A MIPI setting
77	Start	16	00	D1	00	Stop //
78	Start	16	00	E5	01	Stop //
79	Start	16	00	D0	07	Stop // THCV241A SYNC setting
80	Start	16	00	D1	00	Stop //
81	Start	16	00	E5	01	Stop //
82	Start	16	00	D0	08	Stop // THCV241A SYNC setting
83	Start	16	00	D1	00	Stop //
84	Start	16	00	E5	01	Stop //
85	Start	16	00	D0	09	Stop // THCV241A SYNC setting
86	Start	16	00	D1	00	Stop //
87	Start	16	00	E5	01	Stop //
88	Start	16	00	D0	0C	Stop // THCV241A SYNC setting
89	Start	16	00	D1	00	Stop //
90	Start	16	00	E5	01	Stop //
91	Start	16	00	D0	0D	Stop // THCV241A SYNC setting
92	Start	16	00	D1	00	Stop //
93	Start	16	00	E5	01	Stop //
94	Start	16	00	D0	2D	Stop // THCV241A MIPI setting
95	Start	16	00	D1	11	Stop //
96	Start	16	00	E5	01	Stop //
97	Start	16	00	D0	2C	Stop // THCV241A MIPI setting
98	Start	16	00	D1	01	Stop //
99	Start	16	00	E5	01	Stop //

Step		SlvAddr	SubAddr	SubAddr	Data		comment
100	Start	16	00	D0	05	Stop	// THCV241A PLL reset
101	Start	16	00	D1	01	Stop	//
102	Start	16	00	E5	01	Stop	//
103	Start	16	00	D0	06	Stop	// THCV241A Main-Link reset
104	Start	16	00	D1	01	Stop	//
105	Start	16	00	E5	01	Stop	//
106	Start	16	00	10	11	Stop	// Sub-Link Initialization end
107	Start	16	10	10	A1	Stop	// Main-Link setting
108	Start	16	10	11	05	Stop	// Main-Link setting
109	Start	16	10	12	00	Stop	// Main-Link setting
110	Start	16	10	21	20	Stop	// PLL setting
111	Start	16	10	22	02	Stop	// PLL setting
112	Start	16	10	23	11	Stop	// PLL setting
113	Start	16	10	24	00	Stop	// PLL setting
114	Start	16	10	25	00	Stop	// PLL setting
115	Start	16	10	26	00	Stop	// PLL setting
116	Start	16	10	27	07	Stop	// Reserved procedure
117	Start	16	10	28	02	Stop	// MIPI setting
118	Start	16	11	00	01	Stop	// Main-Link / MIPI setting
119	Start	16	11	01	01	Stop	// Main-Link / MIPI setting
120	Start	16	11	02	01	Stop	// Main-Link / MIPI setting
121	Start	16	11	03	00	Stop	// Main-Link / MIPI setting
122	Start	16	11	04	00	Stop	// Main-Link / MIPI setting
123	Start	16	16	09	03	Stop	// MIPI setting
124	Start	16	16	0A	1D	Stop	// MIPI setting
125	Start	16	16	0B	07	Stop	// MIPI setting
126	Start	16	16	0C	02	Stop	// MIPI setting
127	Start	16	16	0D	0C	Stop	// MIPI setting
128	Start	16	16	0E	0B	Stop	// MIPI setting
129	Start	16	16	0F	05	Stop	// MIPI setting
130	Start	16	16	10	03	Stop	// MIPI setting
131	Start	16	16	11	10	Stop	// MIPI setting
132	Start	16	16	12	07	Stop	// MIPI setting
133	Start	16	16	13	40	Stop	// MIPI setting
134	Start	16	16	05	29	Stop	// MIPI setting
135	Start	16	16	06	44	Stop	// MIPI setting
136	Start	16	16	00	1A	Stop	// MIPI reset
137	Start	16	17	03	01	Stop	// PLL reset
138	Start	16	17	04	11	Stop	// Main-Link reset

THCV241A remote initialization from THCV242 by Pass Through mode1 code sample1:594Mbps x4Lane  
 THCV242 2-wire slave 7bit address is 0b0001011 (0x0B) below, being with write command, 0x16 as 8bit.  
 THCV242 to THCV241A connection is assumed. 68, 00, FE are all hexadecimal value.

Main-Link input:2.97Gbps 1Lane, MIPI output 594Mbps 4Lane, 2Mpixel YUV422 data, MPRF format

**Table 7 THCV241A-242 Initialization code sample1 with Pass Through mode1:594x4Lane**

Step		SlvAddr	SubAddr	SubAddr	Data	comment
1	Start	16	00	50	51	Stop // Sub-Link Initialization
2	Start	16	00	04	03	Stop // Sub-Link Initialization
3	Start	16	00	10	10	Stop // Sub-Link Initialization
4	Start	16	17	04	01	Stop // Sub-Link Initialization
5	Start	16	01	02	02	Stop // Sub-Link Initialization
6	Start	16	01	03	02	Stop // Sub-Link Initialization
7	Start	16	01	04	00	Stop // Sub-Link Initialization
8	Start	16	01	05	00	Stop // Sub-Link Initialization
9	Start	16	01	00	03	Stop // Sub-Link Initialization
10	Start	16	01	0F	25	Stop // Sub-Link Initialization
11	Start	16	01	0A	15	Stop // Sub-Link Initialization
12	Start	16	00	31	02	Stop // Sub-Link Initialization
13	Start	16	00	32	10	Stop // Sub-Link Initialization
14	Start	A2	00	FE	11	Stop // THCV241A Sub-Link Initialization
15	Start	16	00	32	00	Stop // Sub-Link Initialization
16	Start	A2	F3		00	Stop // THCV241A Sub-Link Initialization
17	Start	A2	F2		22	Stop // THCV241A Sub-Link Initialization
18	Start	A2	F0		03	Stop // THCV241A Sub-Link Initialization
19	Start	A2	FF		19	Stop // THCV241A Sub-Link Initialization
20	Start	A2	F6		15	Stop // THCV241A Sub-Link Initialization
21	Start	A2	FE		21	Stop // THCV241A bank setting
22	Start	A2	0F		01	Stop // THCV241A PLL setting
23	Start	A2	11		31	Stop // THCV241A PLL setting
24	Start	A2	12		80	Stop // THCV241A PLL setting
25	Start	A2	13		00	Stop // THCV241A PLL setting
26	Start	A2	14		00	Stop // THCV241A PLL setting
27	Start	A2	15		44	Stop // THCV241A PLL setting
28	Start	A2	16		01	Stop // THCV241A PLL setting
29	Start	A2	00		00	Stop // THCV241A Main-Link setting
30	Start	A2	01		00	Stop // THCV241A Main-Link setting
31	Start	A2	02		00	Stop // THCV241A Main-Link setting
32	Start	A2	55		00	Stop // THCV241A Main-Link setting
33	Start	A2	04		00	Stop // THCV241A SYNC setting
34	Start	A2	2B		06	Stop // THCV241A MIPI setting
35	Start	A2	27		00	Stop // THCV241A MIPI setting
36	Start	A2	07		00	Stop // THCV241A SYNC setting
37	Start	A2	08		00	Stop // THCV241A SYNC setting
38	Start	A2	09		00	Stop // THCV241A SYNC setting
39	Start	A2	0C		00	Stop // THCV241A SYNC setting
40	Start	A2	0D		00	Stop // THCV241A SYNC setting
41	Start	A2	2D		13	Stop // THCV241A MIPI setting
42	Start	A2	2C		01	Stop // THCV241A MIPI setting
43	Start	A2	05		01	Stop // THCV241A PLL reset
44	Start	A2	06		01	Stop // THCV241A Main-Link reset
45	Start	16	00	10	11	Stop // Sub-Link Initialization end

Step		SlvAddr	SubAddr	SubAddr	Data		comment
46	Start	16	10	10	A1	Stop	// Main-Link setting
47	Start	16	10	11	05	Stop	// Main-Link setting
48	Start	16	10	12	00	Stop	// Main-Link setting
49	Start	16	10	21	20	Stop	// PLL setting
50	Start	16	10	22	02	Stop	// PLL setting
51	Start	16	10	23	21	Stop	// PLL setting
52	Start	16	10	24	00	Stop	// PLL setting
53	Start	16	10	25	00	Stop	// PLL setting
54	Start	16	10	26	00	Stop	// PLL setting
55	Start	16	10	27	07	Stop	// Reserved procedure
56	Start	16	10	28	00	Stop	// MIPI setting
57	Start	16	11	00	01	Stop	// Main-Link / MIPI setting
58	Start	16	11	01	01	Stop	// Main-Link / MIPI setting
59	Start	16	11	02	01	Stop	// Main-Link / MIPI setting
60	Start	16	11	03	00	Stop	// Main-Link / MIPI setting
61	Start	16	11	04	00	Stop	// Main-Link / MIPI setting
62	Start	16	16	09	02	Stop	// MIPI setting
63	Start	16	16	0A	1D	Stop	// MIPI setting
64	Start	16	16	0B	07	Stop	// MIPI setting
65	Start	16	16	0C	02	Stop	// MIPI setting
66	Start	16	16	0D	0C	Stop	// MIPI setting
67	Start	16	16	0E	0B	Stop	// MIPI setting
68	Start	16	16	0F	05	Stop	// MIPI setting
69	Start	16	16	10	02	Stop	// MIPI setting
70	Start	16	16	11	10	Stop	// MIPI setting
71	Start	16	16	12	07	Stop	// MIPI setting
72	Start	16	16	13	40	Stop	// MIPI setting
73	Start	16	16	05	2B	Stop	// MIPI setting
74	Start	16	16	06	44	Stop	// MIPI setting
75	Start	16	16	00	1A	Stop	// MIPI reset
76	Start	16	17	03	01	Stop	// PLL reset
77	Start	16	17	04	11	Stop	// Main-Link reset

THCV241A remote initialization from THCV242 by Pass Through mode1 code sample2:891Mbps x2Lane  
 THCV242 2-wire slave 7bit address is 0b0001011 (0x0B) below, being with write command, 0x16 as 8bit.  
 THCV242 to THCV241A connection is assumed. 68, 00, FE are all hexadecimal value.

Main-Link input:2.2275Gbps 1Lane, MIPI output 891Mbps 2Lane, 2Mpixel RAW12 data, MPRF format

**Table 8 THCV241A-242 Initialization code sample2 with Pass Through mode1:891x2Lane**

Step		SlvAddr	SubAddr	SubAddr	Data	comment
1	Start	16	00	50	51	Stop // Sub-Link Initialization
2	Start	16	00	04	03	Stop // Sub-Link Initialization
3	Start	16	00	10	10	Stop // Sub-Link Initialization
4	Start	16	17	04	01	Stop // Sub-Link Initialization
5	Start	16	01	02	02	Stop // Sub-Link Initialization
6	Start	16	01	03	02	Stop // Sub-Link Initialization
7	Start	16	01	04	00	Stop // Sub-Link Initialization
8	Start	16	01	05	00	Stop // Sub-Link Initialization
9	Start	16	01	00	03	Stop // Sub-Link Initialization
10	Start	16	01	0F	25	Stop // Sub-Link Initialization
11	Start	16	01	0A	15	Stop // Sub-Link Initialization
12	Start	16	00	31	02	Stop // Sub-Link Initialization
13	Start	16	00	32	10	Stop // Sub-Link Initialization
14	Start	A2	00	FE	11	Stop // THCV241A Sub-Link Initialization
15	Start	16	00	32	00	Stop // Sub-Link Initialization
16	Start	A2	F3		00	Stop // THCV241A Sub-Link Initialization
17	Start	A2	F2		22	Stop // THCV241A Sub-Link Initialization
18	Start	A2	F0		03	Stop // THCV241A Sub-Link Initialization
19	Start	A2	FF		19	Stop // THCV241A Sub-Link Initialization
20	Start	A2	F6		15	Stop // THCV241A Sub-Link Initialization
21	Start	A2	FE		21	Stop // THCV241A bank setting
22	Start	A2	0F		01	Stop // THCV241A PLL setting
23	Start	A2	11		25	Stop // THCV241A PLL setting
24	Start	A2	12		20	Stop // THCV241A PLL setting
25	Start	A2	13		00	Stop // THCV241A PLL setting
26	Start	A2	14		00	Stop // THCV241A PLL setting
27	Start	A2	15		44	Stop // THCV241A PLL setting
28	Start	A2	16		01	Stop // THCV241A PLL setting
29	Start	A2	00		00	Stop // THCV241A Main-Link setting
30	Start	A2	01		00	Stop // THCV241A Main-Link setting
31	Start	A2	02		00	Stop // THCV241A Main-Link setting
32	Start	A2	55		00	Stop // THCV241A Main-Link setting
33	Start	A2	04		00	Stop // THCV241A SYNC setting
34	Start	A2	2B		05	Stop // THCV241A MIPI setting
35	Start	A2	27		00	Stop // THCV241A MIPI setting
36	Start	A2	07		00	Stop // THCV241A SYNC setting
37	Start	A2	08		00	Stop // THCV241A SYNC setting
38	Start	A2	09		00	Stop // THCV241A SYNC setting
39	Start	A2	0C		00	Stop // THCV241A SYNC setting
40	Start	A2	0D		00	Stop // THCV241A SYNC setting
41	Start	A2	2D		11	Stop // THCV241A MIPI setting
42	Start	A2	2C		01	Stop // THCV241A MIPI setting
43	Start	A2	05		01	Stop // THCV241A PLL reset
44	Start	A2	06		01	Stop // THCV241A Main-Link reset
45	Start	16	00	10	11	Stop // Sub-Link Initialization end

Step		SlvAddr	SubAddr	SubAddr	Data		comment
46	Start	16	10	10	A1	Stop	// Main-Link setting
47	Start	16	10	11	05	Stop	// Main-Link setting
48	Start	16	10	12	00	Stop	// Main-Link setting
49	Start	16	10	21	20	Stop	// PLL setting
50	Start	16	10	22	02	Stop	// PLL setting
51	Start	16	10	23	11	Stop	// PLL setting
52	Start	16	10	24	00	Stop	// PLL setting
53	Start	16	10	25	00	Stop	// PLL setting
54	Start	16	10	26	00	Stop	// PLL setting
55	Start	16	10	27	07	Stop	// Reserved procedure
56	Start	16	10	28	02	Stop	// MIPI setting
57	Start	16	11	00	01	Stop	// Main-Link / MIPI setting
58	Start	16	11	01	01	Stop	// Main-Link / MIPI setting
59	Start	16	11	02	01	Stop	// Main-Link / MIPI setting
60	Start	16	11	03	00	Stop	// Main-Link / MIPI setting
61	Start	16	11	04	00	Stop	// Main-Link / MIPI setting
62	Start	16	16	09	03	Stop	// MIPI setting
63	Start	16	16	0A	1D	Stop	// MIPI setting
64	Start	16	16	0B	07	Stop	// MIPI setting
65	Start	16	16	0C	02	Stop	// MIPI setting
66	Start	16	16	0D	0C	Stop	// MIPI setting
67	Start	16	16	0E	0B	Stop	// MIPI setting
68	Start	16	16	0F	05	Stop	// MIPI setting
69	Start	16	16	10	03	Stop	// MIPI setting
70	Start	16	16	11	10	Stop	// MIPI setting
71	Start	16	16	12	07	Stop	// MIPI setting
72	Start	16	16	13	40	Stop	// MIPI setting
73	Start	16	16	05	29	Stop	// MIPI setting
74	Start	16	16	06	44	Stop	// MIPI setting
75	Start	16	16	00	1A	Stop	// MIPI reset
76	Start	16	17	03	01	Stop	// PLL reset
77	Start	16	17	04	11	Stop	// Main-Link reset

## THCV241A remote initialization from THCV236 as Sub-Link Master code sample

THCV236 2-wire slave 7bit address is 0b0110100 (0x34) below, being with write command, 0x68 as 8bit. 68, 00, FE are all hexadecimal value.

**Table 9 THCV241A-236 Initialization code sample1**

Step		SlvAddr	SubAddr	Data		comment
1	Start	68	0E	03	Stop	// //Power On //CKI input //PDNO Low to High //wait 1ms (> t5)
2	Start	68	3A	35	Stop	// //THCV236 Sub-Link clock unit period as 0x15
3	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
4	Start	68	23	00	Stop	// //THCV241A 16bit Sub-Address MSB = 0x00
5	Start	68	10	FE	Stop	// //THCV241A 16bit Sub-Address LSB = 0xFE
6	Start	68	11	11	Stop	// //w rite value = 0x11 (bank 0x00, 1Byte w ord addr. access ready)
7	Start	68	21	01	Stop	// //2Byte w rite
8	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
9	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
10	Start	68	23	F2	Stop	// //THCV241A 16bit Sub-Address = 0x00F2 (under bank 0x00)
11	Start	68	10	22	Stop	// //w rite value = 0x22 (Sub-Link Tx Term.&Drive = 50ohm&12mA)
12	Start	68	21	00	Stop	// //1Byte w rite
13	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
14	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
15	Start	68	23	F0	Stop	// //THCV241A 16bit Sub-Address = 0x00F0 (under bank 0x00)
16	Start	68	10	03	Stop	// //w rite value = 0x03 (Tuning register access Enable(1/2))
17	Start	68	21	00	Stop	// //1Byte w rite
18	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
19	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
20	Start	68	23	FF	Stop	// //THCV241A 16bit Sub-Address = 0x00FF (under bank 0x00)
21	Start	68	10	19	Stop	// //w rite value = 0x19 (Tuning register access Enable(2/2))
22	Start	68	21	00	Stop	// //1Byte w rite
23	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
24	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
25	Start	68	23	F6	Stop	// //THCV241A 16bit Sub-Address = 0x00F6 (under bank 0x00)
26	Start	68	10	15	Stop	// //w rite value = 0x15 (Sub-Link clock unit period as 0x15)
27	Start	68	21	00	Stop	// //1Byte w rite
28	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start

Step		SlvAddr	SubAddr	Data		comment
29	Start	68	50	50	Stop	// //THCV236 Main-Link control setting
30	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
31	Start	68	23	FE	Stop	// //THCV241A 16bit Sub-Address = 0x00FE (from Any bank)
32	Start	68	10	21	Stop	// //w rite value = 0x21 (bank 0x10, 1Byte w ord addr. access ready)
33	Start	68	21	00	Stop	// //1Byte w rite
34	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
35	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
36	Start	68	23	0F	Stop	// //THCV241A Sub-Address = 0x100F (under bank 0x10)
37	Start	68	10	01	Stop	// //w rite value = 0x01 (PLL Manual setting mode)
38	Start	68	21	00	Stop	// //1Byte w rite
39	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
40	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
41	Start	68	23	11	Stop	// //THCV241A Sub-Address = 0x1011 (under bank 0x10)
42	Start	68	10	1C	Stop	// //w rite value = 0x1C (R_PLL_SETTING[47:40] example)
43	Start	68	11	00	Stop	// //w rite value = 0x00 (R_PLL_SETTING[39:32] example)
44	Start	68	12	00	Stop	// //w rite value = 0x00 (R_PLL_SETTING[31:24] example)
45	Start	68	13	00	Stop	// //w rite value = 0x00 (R_PLL_SETTING[23:16] example)
46	Start	68	14	33	Stop	// //w rite value = 0x33 (R_PLL_SETTING[15:8] example)
47	Start	68	15	01	Stop	// //w rite value = 0x01 (R_PLL_SETTING[7:0] example)
48	Start	68	21	05	Stop	// //6Byte w rite
49	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
50	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
51	Start	68	23	00	Stop	// //THCV241A Sub-Address = 0x1000 (under bank 0x10)
52	Start	68	10	00	Stop	// //w rite value = 0x00 (V-by-One® HS output lane number = 1lane)
53	Start	68	21	00	Stop	// //1Byte w rite
54	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
55	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
56	Start	68	23	01	Stop	// //THCV241A Sub-Address = 0x1001 (under bank 0x10)
57	Start	68	10	13	Stop	// //w rite value = 0x13 (Vx1HS Standard YUV422(16bit), no PH)
58	Start	68	11	20	Stop	// //w rite value = 0x20 (HFSEL Enable, FS/FE SYNC at MIPI ignored)
59	Start	68	21	01	Stop	// //2Byte w rite
60	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
61	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
62	Start	68	23	55	Stop	// //THCV241A Sub-Address = 0x1055 (under bank 0x10)
63	Start	68	10	00	Stop	// //w rite value = 0x00 (V-by-One® HS output data mapping MAP1)
64	Start	68	21	00	Stop	// //1Byte w rite
65	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
66	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
67	Start	68	23	04	Stop	// //THCV241A Sub-Address = 0x1004 (under bank 0x10)
68	Start	68	10	03	Stop	// //w rite value = 0x03 (Vx1HS Vsync/Hsync polarity Low active)
69	Start	68	21	00	Stop	// //1Byte w rite
70	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start

Step		SlvAddr	SubAddr	Data		comment
71	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
72	Start	68	23	2B	Stop	// //THCV241A Sub-Address = 0x102B (under bank 0x10)
73	Start	68	10	06	Stop	// //w rite value = 0x06 (MIPI THS(SETTLE-TERM_EN) setting = 0d6)
74	Start	68	21	00	Stop	// //1Byte w rite
75	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
76	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
77	Start	68	23	27	Stop	// //THCV241A Sub-Address = 0x1027 (under bank 0x10)
78	Start	68	10	00	Stop	// //w rite value = 0x00 (MIPI Data Type err check setting = 0x00)
79	Start	68	21	00	Stop	// //1Byte w rite
80	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
81	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
82	Start	68	23	07	Stop	// //THCV241A Sub-Address = 0x1007 (under bank 0x10)
83	Start	68	10	0F	Stop	// //w rite value = 0x0F (VS int. generation / e.g. 7Line)
84	Start	68	11	2F	Stop	// //w rite value = 0x2F (e.g. calculatedVS-HTOTAL = 752pixel)
85	Start	68	12	0E	Stop	// //w rite value = 0x0E (e.g. VS pulse w idth=*3Line / HS gen. mode1)
86	Start	68	21	02	Stop	// //3Byte w rite
87	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
88	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
89	Start	68	23	0C	Stop	// //THCV241A Sub-Address = 0x100C (under bank 0x10)
90	Start	68	10	02	Stop	// //w rite value = 0x02 (HSYNC output in Vblank, starting from FE)
91	Start	68	11	08	Stop	// //w rite value = 0x08 (e.g. Vx1HS HSYNC output# in Vblank = 8)
92	Start	68	21	01	Stop	// //2Byte w rite
93	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
94	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
95	Start	68	23	2D	Stop	// //THCV241A Sub-Address = 0x102D (under bank 0x10)
96	Start	68	10	13	Stop	// //w rite value = 0x13 (MIPI Data 4Lane Enable, Data lane the first)
97	Start	68	21	00	Stop	// //1Byte w rite
98	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
99	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
100	Start	68	23	2C	Stop	// //THCV241A Sub-Address = 0x102C (under bank 0x10)
101	Start	68	10	01	Stop	// //w rite value = 0x01 (MIPI Clock Lane Enable, Clock lane the last)
102	Start	68	21	00	Stop	// //1Byte w rite
103	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start
104	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
105	Start	68	23	05	Stop	// //THCV241A Sub-Address = 0x1005 (under bank 0x10)
106	Start	68	10	01	Stop	// //w rite value = 0x01 (Softw are Reset Release (PLL))
107	Start	68	21	00	Stop	// //1Byte w rite
108	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start //wait 2ms (> t7) //CMOS Sensor/ISP initialization
109	Start	68	20	34	Stop	// //remote Sub-Link Slave access (= Sub-Link Master 8bit addr.)
110	Start	68	23	06	Stop	// //THCV241A Sub-Address = 0x1006 (under bank 0x10)
111	Start	68	10	01	Stop	// //w rite value = 0x01 (Softw are Reset Release (Vx1HS Tx))
112	Start	68	21	00	Stop	// //1Byte w rite
113	Start	68	25	01	Stop	// //Set & Trigger Sub-Link transaction start //wait 10ms (> t8) //V-by-One® HS output Normal operation

Sub-Link establishment code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1

Sub-Link Tx-Rx PHY settings (e.g. THCV241A Address 0x0072,73 / 0x00F2,F3) are supposed to be optimized before any Sub-Link transaction especially when THCV241A was used under noisy environment. Sub-Link Tx PHY setting can be severer on Sub-Link Slave side because any setting is done through Sub-Link. Below Sub-Link Slave PHY initialize sample code can be repeated from Sub-Link Master if this particular Sub-Link transaction did not succeed before other settings.

**Table 10 THCV241A-242 Sub-Link establishment code sample with Set&Trig. Mode1**

Step	Device (M/S)	i2c Slv. Address	Sub Address	Write Data	memo
1	THCV242 (Master)	0xZZ**	0x0004	0x01	Sub-Link Mode setting (Set&Trig. mode1)
2	THCV242 (Master)	0xZZ**	0x0010	0x10	Sub-Link Enable On/Polling OFF
3	THCV242 (Master)	0xZZ**	0x1704	0x01	Sub-Link Power On
4	THCV242 (Master)	0xZZ**	0x0102	0x02	Sub-Link Tx Termination Lane0
5	THCV242 (Master)	0xZZ**	0x0103	0x02	Sub-Link Tx Drive current Lane0
6	THCV242 (Master)	0xZZ**	0x0104	0x00	Sub-Link Rx Termination Lane0
7	THCV242 (Master)	0xZZ**	0x0105	0x00	Sub-Link Rx Drive current Lane0
8	THCV242 (Master)	0xZZ**	0x0100	0x03	Tuning register access Enable
9	THCV242 (Master)	0xZZ**	0x010F	0x25	
10	THCV242 (Master)	0xZZ**	0x010A	0x15	Sub-Link frequency tuning
11	THCV242 (Master)	0xZZ**	0x00E4	0xWW	Sub-Link transaction w rite lane select (e.g. WW=0x01 for Lane0)
12	THCV242 (Master)	0xZZ**	0x00D0	0x00	THCV241A (Slave) setting Sub-Link Word Addr. Bank=0x00 & 1Byte Access from Master
	THCV242 (Master)	0xZZ**	0x00D1	0xFE	
	THCV242 (Master)	0xZZ**	0x00D2	0x11	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)***	
	THCV242 (Master)	0xZZ**	0x00E1	0x10	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
13	THCV242 (Master)	0xZZ**	0x00D0	0xF3	THCV241A (Slave) setting (0x00F3) Sub-Link Rx Termination/Drive current
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)***	
	THCV242 (Master)	0xZZ**	0x00E1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
14	THCV242 (Master)	0xZZ**	0x00D0	0xF2	THCV241A (Slave) setting (0x00F2) Sub-Link Tx Termination/Drive current
	THCV242 (Master)	0xZZ**	0x00D1	0x22	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)***	
	THCV242 (Master)	0xZZ**	0x00E1	0x00****	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
15	THCV242 (Master)	0xZZ**	0x00D0	0xF0	THCV241A (Slave) setting (0x00F0/FF) Tuning register access Enable
	THCV242 (Master)	0xZZ**	0x00D1	0x03	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)***	
	THCV242 (Master)	0xZZ**	0x00E1	0x00***	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
	THCV242 (Master)	0xZZ**	0x00D0	0xFF	
	THCV242 (Master)	0xZZ**	0x00D1	0x19	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)***	
16	THCV242 (Master)	0xZZ**	0x00E1	0x00****	THCV241A (Slave) setting (0x00F6) Sub-Link frequency tuning
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
	THCV242 (Master)	0xZZ**	0x00D0	0xF6	
	THCV242 (Master)	0xZZ**	0x00D1	0x15	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)***	
17	THCV242 (Master)	0xZZ**	0x0010	0x11	Sub-Link Enable On/Polling ON

\*\*THCV242 i2c slave address depends on AIN settings.

\*\*\*[7:1]R\_2WIRE\_DEVADR=ZZ || [0]R\_2WIRE\_WR=0:w rite. 0x00E0 w rite action can be eliminated from 2nd time because no change occurred from previous setting.

\*\*\*\*0x00E1 w rite action can be eliminated because no change occurred from previous setting.

Sub-Link establishment code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1

Sub-Link Tx-Rx PHY settings (e.g. THCV241A Address 0x0072,73 / 0x00F2,F3) are supposed to be optimized before any Sub-Link transaction especially when THCV241A was used under noisy environment. Sub-Link Tx PHY setting can be severer on Sub-Link Slave side because any setting is done through Sub-Link. Below Sub-Link Slave PHY initialize sample code can be repeated from Sub-Link Master if this particular Sub-Link transaction did not succeed before other settings.

**Table 11 THCV241A-242 Sub-Link establishment code sample with Pass Through Mode1**

Step	Device (M/S)	i2c Slv. Address	Sub Address	Write Data	memo
1	THCV242 (Master)	0xZZ**	0x0050	0xYY	Sub-Link Slave Access Addr. (e.g. YY=0x51)
2	THCV242 (Master)	0xZZ**	0x0004	0x03	Sub-Link Mode setting (Pass Through mode1)
3	THCV242 (Master)	0xZZ**	0x0010	0x10	Sub-Link Enable On/Polling OFF
4	THCV242 (Master)	0xZZ**	0x1704	0x01	Sub-Link Power On
5	THCV242 (Master)	0xZZ**	0x0102	0x02	Sub-Link Tx Termination Lane0
6	THCV242 (Master)	0xZZ**	0x0103	0x02	Sub-Link Tx Drive current Lane0
7	THCV242 (Master)	0xZZ**	0x0104	0x00	Sub-Link Rx Termination Lane0
8	THCV242 (Master)	0xZZ**	0x0105	0x00	Sub-Link Rx Drive current Lane0
9	THCV242 (Master)	0xZZ**	0x0100	0x03	Tuning register access Enable
10	THCV242 (Master)	0xZZ**	0x010F	0x25	
11	THCV242 (Master)	0xZZ**	0x010A	0x15	Sub-Link frequency tuning
12	THCV242 (Master)	0xZZ**	0x0031	0x02	Pass Through mode Divided write & Addr. Rename
13	THCV242 (Master)	0xZZ**	0x0032	0x10	
14	THCV241A (Slave)	0xYY	0x00FE	0x11	Sub-Link Word Addr. Bank=0x00 & 1 Byte Access from Master
15	THCV242 (Master)	0xZZ**	0x0032	0x00	Pass Through Divided write/read Addr.=1Byte, Data=1Byte
16	THCV241A (Slave)	0xYY	0xF3	0x00	(0x00F3) Sub-Link Rx Termination/Drive current
17	THCV241A (Slave)	0xYY	0xF2	0x22	(0x00F2) Sub-Link Tx Termination/Drive current
18	THCV241A (Slave)	0xYY	0xF0	0x03	(0x00F0/FF) Tuning register access Enable
19	THCV241A (Slave)	0xYY	0xFF	0x19	
20	THCV241A (Slave)	0xYY	0xF6	0x15	(0x00F6) Sub-Link frequency tuning
21	THCV242 (Master)	0xZZ**	0x0010	0x11	Sub-Link Enable On/Polling ON

\*\*THCV242 i2c slave address depends on A1N settings.


Setting reset code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1

Setting reset may cover inevitable intended THCV241A-242 behavior change in the middle of PDN=High, Normal operation. (Frequency change, for example.) In terms of time management, reset action must be later than the end of previous THCV241A-242 operating condition (Sensor MIPI output, for example.) and must not be the same time as the beginning of following THCV241A-242 operating condition. THCV241A 0x00FE setting is reset to default in order to re-initialize system with the same code as 1<sup>st</sup> initialize code in reference.

**Table 12 Setting reset code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1**

Step	Device (M/S)	i2c Slv. Address	Sub Address	Write Data	memo
1	THCV242 (Master)	0xZZ**	0x1600	0x00	MIPI Tx Power Down & softw are reset
2	THCV242 (Master)	0xZZ**	0x1703	0x00	PLL Power Down
3	THCV242 (Master)	0xZZ**	0x1704	0x00	Main-Link / Sub-Link Power Off
4	THCV242 (Master)	0xZZ**	0x1701	0x1D	Main-Link0, DataStreamHandler, MIPI, BASELogic softw are reset
5	THCV242 (Master)	0xZZ**	0x1704	0x01	Sub-Link Power On
6	THCV242 (Master)	0xZZ**	0x00E4	0xWW	Sub-Link transaction w/rite lane select (e.g. WW=0x01 for Lane0)
7	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)**	Sub-Link slave w/rite
8	THCV242 (Master)	0xZZ**	0x00E1	0x00	1Byte addr./1Byte data(match THCV241A 0x00FE previous state)
9	THCV242 (Master)	0xZZ**	0x00D0	0xFE	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x21	Sub-Link Word Addr. Bank=0x10 & 1Byte Access from Master
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
10	THCV242 (Master)	0xZZ**	0x00D0	0x06	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	0x1006 V-by-One® HS Tx softw are reset
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
11	THCV242 (Master)	0xZZ**	0x00D0	0x05	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	0x1005 PLL softw are reset
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
12	THCV242 (Master)	0xZZ**	0x00D0	0x21	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	0x1021 MIPI CSI-2 softw are reset
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
13	THCV242 (Master)	0xZZ**	0x00D0	0x22	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	0x1022 Digital Logic clock softw are reset
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
14	THCV242 (Master)	0xZZ**	0x00D0	0x23	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	0x1023 MIPI clock softw are reset
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
15	THCV242 (Master)	0xZZ**	0x00D0	0x2D	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x03	0x102D MIPI Data lane Disable
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
16	THCV242 (Master)	0xZZ**	0x00D0	0x2C	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	0x102C MIPI Clock lane Disable
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
17	THCV242 (Master)	0xZZ**	0x00D0	0x21	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x01	0x1021 MIPI CSI-2 softw are reset release
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
18	THCV242 (Master)	0xZZ**	0x00D0	0x22	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x01	0x1022 Digital Logic clock softw are reset release
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
19	THCV242 (Master)	0xZZ**	0x00D0	0x23	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x01	0x1023 MIPI clock softw are reset release
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
20	THCV242 (Master)	0xZZ**	0x00D0	0xFE	THCV241A (Slave) setting
	THCV242 (Master)	0xZZ**	0x00D1	0x00	Sub-Link Word Addr. 2Byte Access (default) from Master
	THCV242 (Master)	0xZZ**	0x00E5	0x01	

\*\*THCV242 i2c slave address depends on AIN settings.

**Figure 4 Setting reset time****Setting reset code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1**

Setting reset may cover inevitable intended THCV241A-242 behavior change in the middle of PDN=High, Normal operation. (Frequency change, for example.) In terms of time management, reset action must be later than the end of previous THCV241A-242 operating condition (Sensor MIPI output, for example.) and must not be the same time as the beginning of following THCV241A-242 operating condition. THCV241A 0x00FE setting is reset to default in order to re-initialize system with the same code as 1<sup>st</sup> initialize code in reference.

**Table 13 Setting reset code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1**

Step	Device (I/S)	i2c Slv. Address	Sub Address	Write Data	memo
1	THCV242 (Master)	0xZZ**	0x1600	0x00	MIPI Tx Power Down & software reset
2	THCV242 (Master)	0xZZ**	0x1703	0x00	PLL Power Down
3	THCV242 (Master)	0xZZ**	0x1704	0x00	Main-Link / Sub-Link Power Off
4	THCV242 (Master)	0xZZ**	0x1701	0x1D	Main-Link0, DataStreamHandler, MIPI, BASELogic software reset
5	THCV242 (Master)	0xZZ**	0x1704	0x01	Sub-Link Power On
6	THCV242 (Master)	0xZZ**	0x0031	0x02	Pass Through mode Divided write & Addr. Rename
7	THCV242 (Master)	0xZZ**	0x0032	0x00	1Byte addr./1Byte data(match THCV241A 0x00FE previous state)
8	THCV241A (Slave)	0xYY***	0xFE	0x21	Sub-Link Word Addr. Bank=0x10 & 1Byte Access from Master
9	THCV241A (Slave)	0xYY***	0x06	0x00	0x1006 V-by-One® HS Tx software reset
10	THCV241A (Slave)	0xYY***	0x05	0x00	0x1005 PLL software reset
11	THCV241A (Slave)	0xYY***	0x21	0x00	0x1021 MIPI CSI-2 software reset
12	THCV241A (Slave)	0xYY***	0x22	0x00	0x1022 Digital Logic clock software reset
13	THCV241A (Slave)	0xYY***	0x23	0x00	0x1023 MIPI clock software reset
14	THCV241A (Slave)	0xYY***	0x2D	0x03	0x102D MIPI Data lane Disable
15	THCV241A (Slave)	0xYY***	0x2C	0x00	0x102C MIPI Clock lane Disable
16	THCV241A (Slave)	0xYY***	0x21	0x01	0x1021 MIPI CSI-2 software reset release
17	THCV241A (Slave)	0xYY***	0x22	0x01	0x1022 Digital Logic clock software reset release
18	THCV241A (Slave)	0xYY***	0x23	0x01	0x1023 MIPI clock software reset release
19	THCV241A (Slave)	0xYY***	0xFE	0x00	Sub-Link Word Addr. 2Byte Access (default) from Master

\*\*THCV242 i2c slave address depends on AIN settings.

\*\*\*Sub-Link Slave Access Addr. (e.g. YY=0x51 match THCV242 0x0050 previous state)

Internal state software reset code from THCV242(Master) to THCV241A(Slave) with Set & Trig. mode1

Internal state software reset may provide recovery from unintended noise effect in the middle of PDNx=High, Normal operation. Sub-Link reset action requires internal wait time for 2-wire control ready so that users must insert wait time in the middle of the code. If software reset is not work enough, hardware reset (PDNx=low) operation is another considerable option for system trouble. In terms of time management, reset action must be later than noise event. THCV241A 0x00FE setting is reset to default in order to re-initialize system with the same code as 1<sup>st</sup> initialize code in reference.


**Table 14 Internal state reset code from THCV242(Master) to THCV241A with Set & Trig. mode1 (1/2)**

Step	Device (M/S)	i2c Slv. Address	Sub Address	Write Data	memo
1	THCV242 (Master)	0xZZ**	0x1702	0x01	Register reset
2	THCV242 (Master)	0xZZ**	0x1600	0x00	MIPi Tx Power Down & software reset
3	THCV242 (Master)	0xZZ**	0x1703	0x00	PLL Power Down
4	THCV242 (Master)	0xZZ**	0x1704	0x00	Main-Link / Sub-Link Power Off
5	THCV242 (Master)	0xZZ**	0x1701	0x1D	Main-Link0, DataStreamHandler, MIPi, BASELogic software reset
6	THCV242 (Master)	0xZZ**	0x0001	0x01	Sub-Link software reset
7	w ait t11 of THCV242				At least t11 300us must be w ait for 2-w ire access ready
8	THCV242 (Master)	0xZZ**	0x0004	0x01	Sub-Link Mode setting (Set & Trig. mode1)
9	THCV242 (Master)	0xZZ**	0x0010	0x10	Sub-Link Enable On/Polling OFF
10	THCV242 (Master)	0xZZ**	0x1704	0x01	Sub-Link Power On
11	THCV242 (Master)	0xZZ**	0x0102	0x02	Sub-Link Tx Termination Lane0
12	THCV242 (Master)	0xZZ**	0x0103	0x02	Sub-Link Tx Drive current Lane0
13	THCV242 (Master)	0xZZ**	0x0104	0x00	Sub-Link Rx Termination Lane0
14	THCV242 (Master)	0xZZ**	0x0105	0x00	Sub-Link Rx Drive current Lane0
15	THCV242 (Master)	0xZZ**	0x0100	0x03	
16	THCV242 (Master)	0xZZ**	0x010F	0x25	Tuning register access Enable
17	THCV242 (Master)	0xZZ**	0x010A	0x15	Sub-Link frequency tuning
18	THCV242 (Master)	0xZZ**	0x00E4	0xWW	Sub-Link transaction w rite lane select (e.g. WW=0x01 for Lane0)
19	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)**	Sub-Link slave w rite
20	THCV242 (Master)	0xZZ**	0x00E1	0x00	1Byte addr./ 1Byte data(match THCV241A 0x00FE previous state)
21	THCV242 (Master)	0xZZ**	0x00D0	0xFE	THCV241A (Slave) setting Sub-Link Word Addr. Bank=0x10 & 1Byte Access from Master
	THCV242 (Master)	0xZZ**	0x00D1	0x21	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
22	THCV242 (Master)	0xZZ**	0x00D0	0x06	THCV241A (Slave) setting 0x1006 V-by-One® HS Tx software are reset
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
23	THCV242 (Master)	0xZZ**	0x00D0	0x05	THCV241A (Slave) setting 0x1005 PLL software reset
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
24	THCV242 (Master)	0xZZ**	0x00D0	0x21	THCV241A (Slave) setting 0x1021 MIPi CSI-2 software are reset
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
25	THCV242 (Master)	0xZZ**	0x00D0	0x22	THCV241A (Slave) setting 0x1022 Digital Logic clock software reset
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
26	THCV242 (Master)	0xZZ**	0x00D0	0x23	THCV241A (Slave) setting 0x1023 MIPi clock software reset
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
27	THCV242 (Master)	0xZZ**	0x00D0	0xFF	THCV241A (Slave) setting 0x10FF Register reset
	THCV242 (Master)	0xZZ**	0x00D1	0xAA	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
28	THCV242 (Master)	0xZZ**	0x00D0	0x00	THCV241A (Slave) setting Sub-Link Word Addr. Bank=0x00 & 1Byte Access from Master
	THCV242 (Master)	0xZZ**	0x00D1	0xFE	
	THCV242 (Master)	0xZZ**	0x00D2	0x11	
	THCV242 (Master)	0xZZ**	0x00E0	0x(ZZ    0)	
	THCV242 (Master)	0xZZ**	0x00E1	0x10	
29	THCV242 (Master)	0xZZ**	0x00E5	0x01	THCV241A (Slave) setting (0x00F3) Sub-Link Rx Termination/Drive current
	THCV242 (Master)	0xZZ**	0x00D0	0xF3	
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E1	0x00	
30	THCV242 (Master)	0xZZ**	0x00E5	0x01	THCV241A (Slave) setting (0x00F2) Sub-Link Tx Termination/Drive current
	THCV242 (Master)	0xZZ**	0x00D0	0xF2	
	THCV242 (Master)	0xZZ**	0x00D1	0x22	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	

**Table 15 Internal state reset code from THCV242(Master) to THCV241A with Set & Trig. mode1 (2/2)**

Step	Device (M/S)	i2c Slv. Address	Sub Address	Write Data	memo
31	THCV242 (Master)	0xZZ**	0x00D0	0xF0	THCV241A (Slave) setting (0x00F0/FF) Tuning register access Enable
	THCV242 (Master)	0xZZ**	0x00D1	0x03	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
	THCV242 (Master)	0xZZ**	0x00D0	0xFF	
	THCV242 (Master)	0xZZ**	0x00D1	0x19	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
32	THCV242 (Master)	0xZZ**	0x00D0	0xF6	THCV241A (Slave) setting (0x00F6) Sub-Link frequency tuning
	THCV242 (Master)	0xZZ**	0x00D1	0x15	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
33	THCV242 (Master)	0xZZ**	0x00D0	0xFE	THCV241A (Slave) setting Sub-Link Word Addr. Bank=0x10 & 1 Byte Access from Master
	THCV242 (Master)	0xZZ**	0x00D1	0x21	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
34	THCV242 (Master)	0xZZ**	0x00D0	0x2D	THCV241A (Slave) setting 0x102D MIPI Data lane Disable
	THCV242 (Master)	0xZZ**	0x00D1	0x03	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
35	THCV242 (Master)	0xZZ**	0x00D0	0x2C	THCV241A (Slave) setting 0x102C MIPI Clock lane Disable
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
36	THCV242 (Master)	0xZZ**	0x00D0	0x21	THCV241A (Slave) setting 0x1021 MIPI CSI-2 softw are reset release
	THCV242 (Master)	0xZZ**	0x00D1	0x01	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
37	THCV242 (Master)	0xZZ**	0x00D0	0x22	THCV241A (Slave) setting 0x1022 Digital Logic clock softw are reset release
	THCV242 (Master)	0xZZ**	0x00D1	0x01	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
38	THCV242 (Master)	0xZZ**	0x00D0	0x23	THCV241A (Slave) setting 0x1023 MIPI clock softw are reset release
	THCV242 (Master)	0xZZ**	0x00D1	0x01	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	
39	THCV242 (Master)	0xZZ**	0x00D0	0xFE	THCV241A (Slave) setting Sub-Link Word Addr. 2Byte Access (default) from Master
	THCV242 (Master)	0xZZ**	0x00D1	0x00	
	THCV242 (Master)	0xZZ**	0x00E5	0x01	

\*\*THCV242 i2c slave address depends on AIN settings.

**Figure 5 Internal state software reset time**

Internal state software reset code from THCV242(Master) to THCV241A(Slave) by Pass Through mode1

Internal state software reset may provide recovery from unintended noise effect in the middle of PDNx=High, Normal operation. Sub-Link reset action requires internal wait time for 2-wire control ready so that users must insert wait time in the middle of the code. If software reset is not work enough, hardware reset (PDNx=low) operation is another considerable option for system trouble. In terms of time management, reset action must be later than noise event. THCV241A 0x00FE setting is reset to default in order to re-initialize system with the same code as 1<sup>st</sup> initialize code in reference.

**Table 16 Internal state reset code from THCV242(Master) to THCV241A with Pass Through mode1**

Step	Device (M/S)	i2c Slv. Address	Sub Address	Write Data	memo
1	THCV242 (Master)	0xZZ**	0x1702	0x01	Register reset
2	THCV242 (Master)	0xZZ**	0x1600	0x00	MIPi Tx Power Down & software reset
3	THCV242 (Master)	0xZZ**	0x1703	0x00	PLL Power Down
4	THCV242 (Master)	0xZZ**	0x1704	0x00	Main-Link / Sub-Link Power Off
5	THCV242 (Master)	0xZZ**	0x1701	0x1D	Main-Link0, DataStreamHandler, MIPi, BASELogic software reset
6	THCV242 (Master)	0xZZ**	0x0001	0x01	Sub-Link software reset
7	w ait t11 of THCV242				At least t11 300us must be w ait for 2-w ire access ready
8	THCV242 (Master)	0xZZ**	0x0050	0xYY	Sub-Link Slave Access Addr. (e.g. YY=0x51)
9	THCV242 (Master)	0xZZ**	0x0004	0x03	Sub-Link Mode setting (Pass Through mode1)
10	THCV242 (Master)	0xZZ**	0x0010	0x10	Sub-Link Enable On/Polling OFF
11	THCV242 (Master)	0xZZ**	0x1704	0x01	Sub-Link Power On
12	THCV242 (Master)	0xZZ**	0x0102	0x02	Sub-Link Tx Termination Lane0
13	THCV242 (Master)	0xZZ**	0x0103	0x02	Sub-Link Tx Drive current Lane0
14	THCV242 (Master)	0xZZ**	0x0104	0x00	Sub-Link Rx Termination Lane0
15	THCV242 (Master)	0xZZ**	0x0105	0x00	Sub-Link Rx Drive current Lane0
16	THCV242 (Master)	0xZZ**	0x0100	0x03	Tuning register access Enable
17	THCV242 (Master)	0xZZ**	0x010F	0x25	
18	THCV242 (Master)	0xZZ**	0x010A	0x15	Sub-Link frequency tuning
19	THCV242 (Master)	0xZZ**	0x0031	0x02	Pass Through mode Divided write & Addr. Rename
20	THCV242 (Master)	0xZZ**	0x0032	0x00	1Byte addr./ 1Byte data(match THCV241A 0x00FE previous state)
21	THCV241A (Slave)	0xYY	0xFE	0x21	Sub-Link Word Addr. Bank=0x10 & 1Byte Access from Master
22	THCV241A (Slave)	0xYY	0x06	0x00	0x1006 V-by-One® HS Tx software reset
23	THCV241A (Slave)	0xYY	0x05	0x00	0x1005 PLL software reset
24	THCV241A (Slave)	0xYY	0x21	0x00	0x1021 MIPi CSI-2 software reset
25	THCV241A (Slave)	0xYY	0x22	0x00	0x1022 Digital Logic clock software reset
26	THCV241A (Slave)	0xYY	0x23	0x00	0x1023 MIPi clock software reset
27	THCV241A (Slave)	0xYY	0xFF	0xAA	0x10FF Register reset
28	THCV242 (Master)	0xZZ**	0x0032	0x10	2Byte addr./ 1Byte data(match THCV241A 0x00FE default)
29	THCV241A (Slave)	0xYY	0x00FE	0x11	Sub-Link Word Addr. Bank=0x00 & 1 Byte Access from Master
30	THCV242 (Master)	0xZZ**	0x0032	0x00	Pass Through Divided write/read Addr.=1Byte, Data=1Byte
31	THCV241A (Slave)	0xYY	0xF3	0x00	(0x00F3) Sub-Link Rx Termination/Drive current
32	THCV241A (Slave)	0xYY	0xF2	0x22	(0x00F2) Sub-Link Tx Termination/Drive current
33	THCV241A (Slave)	0xYY	0xF0	0x03	(0x00F0/FF) Tuning register access Enable
34	THCV241A (Slave)	0xYY	0xFF	0x19	
35	THCV241A (Slave)	0xYY	0xF6	0x15	(0x00F6) Sub-Link frequency tuning
36	THCV241A (Slave)	0xYY	0xFE	0x21	Sub-Link Word Addr. Bank=0x10 & 1Byte Access from Master
37	THCV241A (Slave)	0xYY	0x2D	0x03	0x102D MIPi Data lane Disable
38	THCV241A (Slave)	0xYY	0x2C	0x00	0x102C MIPi Clock lane Disable
39	THCV241A (Slave)	0xYY	0x21	0x01	0x1021 MIPi CSI-2 software reset release
40	THCV241A (Slave)	0xYY	0x22	0x01	0x1022 Digital Logic clock software reset release
41	THCV241A (Slave)	0xYY	0x23	0x01	0x1023 MIPi clock software reset release
42	THCV241A (Slave)	0xYY	0xFE	0x00	Sub-Link Word Addr. 2Byte Access (default) from Master


\*\*THCV242 i2c slave address depends on AIN settings.

### Sub-Link control reference

Sub-Link Master 2-wire Set and Trigger mode (2-wire Normal mode)

Below description is both applied to Sub-Link Master 2-wire Set&Trigger mode1.

Access to Sub-Link Slave Register with 2-wire Set&Trigger mode



**Figure 6 Access to remote Sub-Link Slave Register via 2-wire Set&Trigger mode THCV241A configuration**

**Table 17 Remote Sub-Link slave reg. write by THCV241A 2-wire Set&Trigger mode Procedure**

<b>Step</b>	<b>Description</b>	<b>R/W</b>	<b>Address</b>
1	Write 1 or 0 and clear access status register (R_INTC_EXTI2C_ACSEND).	W	0x0065 bit0
2	Set start address of Sub-Link Slave register to write with needed addr. Byte (*1).	W	From 0x0030
3	Set data for Sub-Link Slave to write, following after step2 address (*1).	W	(0x003x)- 0x003F
4	Set Device ID of Sub-Link Master device. (Value corresponding to AIN setting. e.g.[AIN]=[0] → 7'h0B)	W	0x0040 bit[7:1]
5	Write 0 to indicate remote “write” access	W	0x0040 bit0
6	Set Sub-Address Byte number of Sub-Link Slave (*1). (Byte num.= register value+1)	W	0x0041 bit[6:4]
7	Set data Byte number to write to Sub-Link Slave (*1). (Byte num.= register value+1)	W	0x0041 bit[3:0]
8	Write 1 to R_2WIRE_START. (Start remote write access to Sub-Link Slave side)	W	0x0043 bit0 (*2)
(9)	2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave register access is completed, if R_2WIRE_CLKSEN=1 (Clock stretching Enable).	-	-
9	When write access is completed, R_INTC_EXTI2C_ACSEND register value become 1 and interrupt occurs (INT=H → L), if R_2WIRE_CLKSEN=0 (No Clock stretching)	-	-
10	If write access was normally ended, read value should be “0x1”.	R	0x0065 bit0

\*1 R\_2WIRE\_WADR\_BYTE+R\_2WIRE\_DATA\_BYTE &lt; 'd15

\*2 It is prohibited that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to Sub-Link Slave or remote side 2-wire serial slave is completed.


**Table 18 Remote Sub-Link slave reg. read by THCV241A Set&Trigger mode Procedure**

Step	Description	R/W	Address
1	Write 1 or 0 and clear access status register (R_INTC_EXTI2C_ACSEND).	W	0x0065 bit0
2	Set start address of Sub-Link Slave register to read with needed addr. Byte.	W	From 0x0030
3	Set Device ID of Sub-Link Master device. (Value corresponding to AIN setting. e.g.[AIN]=[0] → 7'h0B)	W	0x0040 bit[7:1]
4	Write 1 to indicate remote “read” access	W	0x0040 bit0
5	Set Sub-Address Byte number of Sub-Link Slave. (Byte num.= register value+1)	W	0x0041 bit[6:4]
6	Set data Byte number to read from Sub-Link Slave(*1) (Byte num.= register value+1)	W	0x0041 bit[3:0]
7	Write 1 to R_2WIRE_START. (Start remote write access to Sub-Link Slave side)	W	0x0043 bit0 (*2)
(8)	2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave register access is completed. When read access is completed, SCL is released and read data is stored in Sub-Link Master register (Address 0x0030-0x003F), if R_2WIRE_CLKSEN=1 (Clock stretching Enable).	-	-
8	When read access is completed, read data is stored in Sub-Link Master register (Address 0x0030-0x003F) and R_INTC_EXTI2C_ACSEND register value become 1 and interrupt occurs (INT=H → L), if R_2WIRE_CLKSEN=0 (No Clock stretching)	-	-
9	If read access was normally ended, read value should be “0x1”.	R	0x0065 bit0
10	HOST MPU read data stored in Sub-Link Master register.	R	0x0030-0x003F

\*1 R\_2WIRE\_DATA\_BYTE &lt; 'd16 (max 16Byte)

\*2 It is prohibited that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to Sub-Link Slave or remote side 2-wire serial slave is completed.

Access to 2-wire slave devices connected to Sub-Link Slave with 2-wire Set&Trigger mode  
HOST MPU can access to remote side 2-wire serial slave register via THCV241A as Sub-Link Master and Sub-Link Slave by THCV241A as Sub-Link Master register settings on 2-wire Set&Trigger mode. Sub-Link Slave has 2-wire serial master block.



**Figure 7 Host MPU to 2-wire slave devices connected to Sub-Link Slave via THCV241A access**

**Table 19 Remote 2-wire slave reg. write by THCV241A 2-wire Set&Trigger mode Procedure**

Step	Description	R/W	Address
1	Write 1 or 0 and clear access status register (R_INTC_EXTI2C_ACSEND).	W	0x0065 bit0
2	Set start address of target 2-wire slave register to write with needed addr. Byte (*1).	W	From 0x0030
3	Set data for target 2-wire slave to write, following after step2 address (*1).	W	(0x003x)- 0x003F
4	Set Device ID of target remote 2-wire slave device.	W	0x0040 bit[7:1]
5	Write 0 to indicate remote “write” access	W	0x0040 bit0
6	Set Sub-Address Byte number of 2-wire slave (*1). (Byte num.= register value+1)	W	0x0041 bit[6:4]
7	Set data Byte number to write to 2-wire slave (*1). (Byte num.= register value+1)	W	0x0041 bit[3:0]
8	Write 1 to R_2WIRE_START. (Start remote write access to Sub-Link Slave side)	W	0x0043 bit0 (*2)
(9)	2-wire serial slave of Sub-Link Master perform clock stretching until remote 2-wire register access is completed, if R_2WIRE_CLKSEN=1 (Clock stretching Enable).	-	-
9	When write access is completed, R_INTC_EXTI2C_ACSEND register value become 1 and interrupt occurs (INT=H → L), if R_2WIRE_CLKSEN=0 (No Clock stretching)	-	-
10	If write access was normally ended, read value should be “0x1”.	R	0x0065 bit0

\*1 R\_2WIRE\_WADR\_BYTE+R\_2WIRE\_DATA\_BYTE < 'd15

\*2 It is prohibited that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to Sub-Link Slave or remote side 2-wire serial slave is completed.

**Table 20 Remote 2-wire slave reg. read by THCV241A Set&Trigger mode Procedure**

<b>Step</b>	<b>Description</b>	<b>R/W</b>	<b>Address</b>
1	Write 1 or 0 and clear access status register (R_INTC_EXTI2C_ACSEND).	W	0x0065 bit0
2	Set start address of 2-wire slave register to read with needed addr. Byte.	W	From 0x0030
3	Set Device ID of target remote 2-wire slave device.	W	0x0040 bit[7:1]
4	Write 1 to indicate remote “read” access	W	0x0040 bit0
5	Set Sub-Address Byte number of target 2-wire Slave. (Byte num.= register value+1)	W	0x0041 bit[6:4]
6	Set data Byte number to read from 2-wire Slave(*1) (Byte num.= register value+1)	W	0x0041 bit[3:0]
7	Write 1 to R_2WIRE_START. (Start remote write access to Sub-Link Slave side)	W	0x0043 bit0 (*2)
(8)	2-wire serial slave of Sub-Link Master perform clock stretching until remote 2-wire register access is completed. When read access is completed, SCL is released and read data is stored in Sub-Link Master register (Address 0x0030-0x003F), if R_2WIRE_CLKSEN=1 (Clock stretching Enable).	-	-
8	When read access is completed, read data is stored in Sub-Link Master register (Address 0x0030-0x003F) and R_INTC_EXTI2C_ACSEND register value become 1 and interrupt occurs (INT=H → L), if R_2WIRE_CLKSEN=0 (No Clock stretching)	-	-
9	If read access was normally ended, read value should be “0x1”.	R	0x0065 bit0
10	HOST MPU read data stored in Sub-Link Master register.	R	0x0030-0x003F

\*1 R\_2WIRE\_DATA\_BYTE &lt; 'd16 (max 16Byte)

\*2 It is prohibited that HOST MPU start access to Sub-Link Slave or remote 2-wire serial slave before the previous access to Sub-Link Slave or remote side 2-wire serial slave is completed.

### Through GPIO examples

As a default setting with 2-wire Set&Trig mode1 of THCV242, Sub-Link Master other than Polling strengthen mode, several alternatives of Through GPIO modes for rather time-accurate signals are available. The rest of GPIO can be used as Register GPIO for slow DC signals. Below are some examples.

With polling strengthen mode of THCV242 as Sub-Link Master, Through GPIO can be free to configurable up to 8bit, while remote 2-wire serial interface bridge function is unavailable.





Figure 8 Through GPIO configuration examples

### Recommendations for Power Supply

- Separate all the power domains in order to avoid unwanted noise coupling between noisy digital and sensitive analog domains.
- Use high frequency ceramic capacitors of 0.1uF as bypass capacitors between power and ground pins. Place them as close to each power pin as possible. All supply pins need capacitor placement one by one.
- Use the same ground plane for all ground pins including EXPGND.



## Note

### 1)Power On Sequence

Don't input clock nor data before THCV241A is on in order to keep absolute maximum ratings.

### 2)Cable Connection and Disconnection

Don't connect and disconnect MIPI, CMOS and CML cable/connector, when power is supplied to the system.


### 3)GND Connection

Connect the each GND of the PCB where THCV241A and V-by-One® HS receiver are on it. It is better for EMI reduction to place GND cable as close to CMOS and CML cable as possible.

### 4)MIPI transmitter AC timing control requirement

MIPI Tx  $T_{CLK-PREPARE}$  is supposed to be greater than 85ns.


MIPI Tx  $T_{HS-PREPARE}$  is supposed to be greater than 70ns +4UI.



MIPI Tx  $T_{HS-TRAIL} + T_{CLK-POST}$  is supposed to be greater than 120UI when MIPI data-rate/lane < 425Mbps.

If MIPI data-rate/lane is more than 425Mbps (e.g. 445.5Mbps), there is no rule for  $T_{HS-TRAIL}$  and  $T_{CLK-POST}$ .

For example, in case MIPI data-rate/lane =400Mbps, 60ns(24UI) + 4UI + 60ns(24UI) + 52UI + at least 16UI  $T_{HS-TRAIL}$  and  $T_{CLK-POST}$  is required.




## 5) MIPI receiver AC timing control requirement

MIPI Rx  $T_{HS-SETTLE}$  is supposed to be set to be appropriate value from THCV241A register default value 0x01. Address 0x102B “R\_RX\_THS\_SETTLE” controls  $T_{HS-SETTLE}$  period. Below is consideration reference.

$$T_{HS-SETTLE,min} = (R_RX_THS_SETTLE+4) \times t_{OSC}$$

$$T_{HS-SETTLE,max} = (R_RX_THS_SETTLE+5) \times t_{OSC}$$


Along with MIPI standard requirement, from minimum 85+6UI to maximum 145+10UI,  
 setting value 0x04 is available from 1.2Gbps to 800Mbps MIPI input data-rate.  
 setting value 0x05 is available from 800Mbps to 333Mbps MIPI input data-rate.  
 setting value 0x06 is available from 333Mbps to 222Mbps MIPI input data-rate.  
 setting value 0x07 is available from 222Mbps to 160Mbps MIPI input data-rate.  
 setting value 0x08 is available from 160Mbps to 120Mbps MIPI input data-rate.  
 setting value 0x09 is available from 120Mbps to 100Mbps MIPI input data-rate.  
 setting value 0x0A is available from 100Mbps to 90Mbps MIPI input data-rate.  
 setting value 0x0B is available from 90Mbps to 80Mbps MIPI input data-rate.



## 6) Local and remote 2-wire serial access requirement

Local and remote 2-wire serial access at the same time is prohibited. For multiple controller application, command collision avoidance scheme is supposed to be prepared.

Below figure is an example of schematic diagram of time domain or indicator driven command separation




## 7) INT function initialization

INT interrupt function is supposed to be cleared before start monitoring any desired status because INT status may change at power on condition and THCV241A internal boot up procedure.

## 8) Remote 2-wire access from THCV242 or THCV236 as Sub-Link Master

For “from remote THCV242 or THCV236 Sub-Link Master to THCV241A Sub-Link Slave” access, “0x00FE” Word Address and Bank setting is required at the beginning before any read access. “0x00FE” Word Address write access from THCV242 or THCV236 is supposed to be divided into “0x00” and “0xFE” command because of 8bit Sub-Address restriction.

Sub-Link							Master or Slave related	
Master	Slave	Bits	Register	width	R/W	Description		
Addr(h)	Addr(h)						Default	
-	0x00FE	[6:4]	R_WB_MSB	3	RW	Word Address Bank MSB setting on 1Byte Word-addr. access from remote Sub-Link Master (e.g. THCV236-Q) (active only when R_WA_MODE=1) 3'd1=3'b001:“Word Address MSB[15:8]” bank is “8'h00” 3'd2=3'b010:“Word Address MSB[15:8]” bank is “8'h10” 3'd3=3'b011:“Word Address MSB[15:8]” bank is “8'h11” others:Reserved	3'b0	S
-	0x00FE	[0]	R_WA_MODE	1	RW	Word Address Byte number setting from remote Sub-Link Master 0:2Byte Word Address access from remote Sub-Link Master 1:1Byte Word Address access from remote Sub-Link Master (THCV236-Q setting is “1”)	1'b0	S



Under “1Byte Word Address access” operation (0x00FE bit0=1'b1), 1Byte access to 0xFE has the same meaning as 2Byte access to 0x00FE, being independent of “Word Address Bank MSB setting” (0x00FE bit[6:4]). This procedure enables users to reset Word Address Bank MSB setting on 1Byte Word Address access and Word Address Byte number setting itself.

The 1st contact access from THCV236 to THCV241A address “0x00FE” is supposed to use “0x00” as remote address target and “0xFE” as write value arrangement shown as below example.

Step	Description	R/W	THCV236 Address	1st access value to THCV241A	1st access to THCV241A explanation
1	Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).	W	0x02 bit7	-	-
2			0x10	<b>0xFE</b>	LSB of "0x00FE"
			0x11	<b>e.g. 0x21 0b 0010 0001</b>	e.g. Write value for bank "8'h10" with 1Byte word address access (THCV236)
			0x12-0x1F	-	-
3	Set Device ID of Sub-Link Master device. (Value corresponding to AIN1 and AIN0 setting. e.g.[AIN1,AIN0]=[0,0] → 7'h0B)	W	0x20	THCV236 2-wire slave addr.	-
4	Set the byte number written to Sub-Link Slave (Max 16byte) (Byte number = register value + 1)	W	0x21	0x01	2Byte write
5	Set the start address of Sub-Link Slave register to write.	W	0x23	<b>0x00</b>	MSB of "0x00FE"
6	Write 1 to WR_START_8B. (Start write access to Sub-Link Slave register)	W	0x25 (*1)	0x01	access start
7(*2)	2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave register access is completed.	-	-	-	-
7(*3)	When write access is completed, 2WIRE_ACS_END_INT register value become 1 and interrupt occurs (INT=H → L).	-	-	-	-
8	If write access was normally ended, read value should be "0x1".	R	0x02 bit7	-	-


From 2nd contact access from THCV236 to THCV241A, 8bit (1Byte) sub-address access from THCV236 is interpreted as 16bit (2Byte) word address in THCV241A shown as below example.

Step	Description	R/W	THCV236 Address	2nd access value to THCV241A	2nd access to THCV241A explanation
1	Write 1 or 0 and clear(auto clear) access status register (2WIRE_ACS_END_INT).	W	0x02 bit7	-	-
2			0x10	<b>e.g. 0x11</b>	e.g. R_OUTPUT_FMT ="001":YUV422 16bit & e.g. R_PHMODE ="01":PH before Vx1 BE
			0x11	-	-
			0x12-0x1F	-	-
3	Set Device ID of Sub-Link Master device. (Value corresponding to AIN1 and AIN0 setting. e.g.[AIN1,AIN0]=[0,0] → 7'h0B)	W	0x20	THCV236 2-wire slave addr.	-
4	Set the byte number written to Sub-Link Slave (Max 16byte) (Byte number = register value + 1)	W	0x21	0x00	1Byte write
5	Set the start address of Sub-Link Slave register to write.	W	0x23	<b>e.g. 0x01</b>	e.g. In THCV241A target address is interpreted as "0x1001" by "0x00FE" bank setting "8'h10" as set done
6	Write 1 to WR_START_8B. (Start write access to Sub-Link Slave register)	W	0x25 (*1)	0x01	access start
7(*2)	2-wire serial slave of Sub-Link Master perform clock stretching until Sub-Link Slave register access is completed.	-	-	-	-
7(*3)	When write access is completed, 2WIRE_ACS_END_INT register value become 1 and interrupt occurs (INT=H → L).	-	-	-	-
8	If write access was normally ended, read value should be "0x1".	R	0x02 bit7	-	-

### 9) MIPI lane Enable rule under MIPI LP mode timing at Power-On-Sequence

“R\_RX\_DATALANE\_EN” and “R\_RX\_CLKLANE\_EN” are supposed to be activated when MIPI input is Low Power (LP) mode LP-11, Stop state. To initialize THCV241A before any MIPI source transmitter like CMOS sensor is one proposal option. To apply MIPI stream before THCV241A MIPI receiver ready should be avoided.

If above condition is not fulfilled and image error or fault happens, Soft reset of MIPI CSI-2 (R\_C\_SNRST), MIPI Clock (R\_MCLKSNRST) or Digital logic Clock (R\_DCLKSNRST) Soft Reset can reset MIPI operation.



## 10) Sub-Link PHY setting at the beginning of Sub-Link transaction

Sub-Link Tx PHY setting (e.g. THCV241A Address 0x0072/0x00F2) is supposed to be optimized before any Sub-Link transaction especially when THCV241A was used under noisy environment. Sub-Link Tx PHY setting can be severer in case Sub-Link Master counterpart THCV241A is Sub-Link Slave because any setting is done through Sub-Link. Below Sub-Link PHY initialize sample code can be repeated from Sub-Link Master if this particular Sub-Link transaction did not succeed before other settings.

----- Here is at the beginning of THCV241A direct 2-wire initialization example -----

```

Start 16 00 72          //THCV241A Sub-Address = 0x0072
    22 Stop           //write value = 0x02 (Sub-Link Lane0 Tx Term=50ohm and Tx Drive=12mA)
Start 16 00 70          //THCV241A Sub-Address = 0x0070
    03 Stop           //write value = 0x03 (Tuning register access Enable(1/2))
Start 16 00 7F          //THCV241A Sub-Address = 0x007F
    19 Stop           //write value = 0x19 (Tuning register access Enable(2/2))
Start 16 00 76          //THCV241A Sub-Address = 0x0076
    15 Stop           //write value = 0x15 (Sub-Link clock unit period as 0x15)
----- Other settings continue from here. -----
----- Other settings -----

```

----- Here is at the beginning of THCV241A initialization from THCV236 by 2-wire Set&Trigger example -----

```

Start 68 20 34 Stop      //((Set&Trig procedure)remote Sub-Link Slave access (= Sub-Link Master addr.))
Start 68 23 00 Stop      //THCV241A 16bit Sub-Address MSB = 0x00
Start 68 10 FE Stop      //THCV241A 16bit Sub-Address LSB = 0xFE
Start 68 11 11 Stop      //write value = 0x11 (bank 0x00, 1Byte word addr. access ready)
Start 68 21 01 Stop      //((Set&Trig procedure)2Byte write
Start 68 25 01 Stop      //((Set&Trig procedure)Set & Trigger Sub-Link transaction start
Start 68 20 34 Stop      //((Set&Trig procedure)remote Sub-Link Slave access (= Sub-Link Master addr.))
Start 68 23 F2 Stop      //THCV241A 16bit Sub-Address = 0x00F2 (under bank 0x00)
Start 68 10 22 Stop      //write value = 0x22 (Sub-Link Tx Term=50ohm & Tx Drive=12mA)
Start 68 21 00 Stop      //((Set&Trig procedure)1Byte write
Start 68 25 01 Stop      //((Set&Trig procedure)Set & Trigger Sub-Link transaction start
Start 68 23 F0 Stop      //THCV241A 16bit Sub-Address = 0x00F0 (under bank 0x00)
Start 68 10 03 Stop      //write value = 0x03 (Tuning register access Enable(1/2))
Start 68 25 01 Stop      //((Set&Trig procedure)Set & Trigger Sub-Link transaction start
Start 68 23 FF Stop      //THCV241A 16bit Sub-Address = 0x00FF (under bank 0x00)
Start 68 10 19 Stop      //write value = 0x19 (Tuning register access Enable(2/2))
Start 68 25 01 Stop      //((Set&Trig procedure)Set & Trigger Sub-Link transaction start
Start 68 23 F6 Stop      //THCV241A 16bit Sub-Address = 0x00F6 (under bank 0x00)
Start 68 10 15 Stop      //write value = 0x15 (Sub-Link clock unit period as 0x15)
Start 68 25 01 Stop      //((Set&Trig procedure)Set & Trigger Sub-Link transaction start

```

----- Other settings continue from here. -----

----- Other settings -----

### **11)Clock reset control requirement under severe noise event**

Digital logic Clock and MIPI Clock transaction may stop operation so that Main-Link output from THCV241A output no signal under severe noise event such as Electro Static Discharge, etc.

For robust operation against noisy environment, external MCU as redundancy safety mechanism is supposed to be prepared and do the following steps.

As first step, MCU must watch and detect interrupt event of Main-Link Data Handle error, R\_DHNDL\_INT, which can be monitored as external pin output or 2-wire register read.

As second step, when the Main-Link Data Handle error is detected, MCU must reset Digital logic Clock and MIPI Clock transaction by 2-wire register control with R\_DCLKSNRST => R\_MCLKSNRST reset release order.

### **12)MIPI RAW8 format handling mandatory procedure**

When MIPI received format is RAW8, R\_DATA\_TYPE\_SEL[5] of register address 0x1027 must be set to “1” not to check DataType of MIPI received ID.

### **13)MIPI Packet Header Vx1HS output bridge restriction including Virtual Ch. with THCV236**

When V-by-One® HS counterpart Rx is THCV236 whose output is parallel, MIPI Packet Header bridge is only available on below formats. THCV236 HFSEL=1 is basically unavailable.

---

MIPI Packet Header bridge including Virtual Channel available modes

MPRF  
 YUV422 Map1, YUV422 Map2, YUV422 Map3  
 RGB888, RGB565  
 RAW10  
 RAW12  
 RAW10HF2 Map1, RAW10HF2 Map3  
 RAW12HF2 Map1, RAW12HF2 Map2

---


### **14)MIPI Packet Header Data Type Check OFF for Combined Data Type like Embedded data**

When MIPI data stream contains not only image itself but also other information like embedded data from CMOS sensor, R\_DATA\_TYP\_SEL Data Type error detection and streaming block function is supposed to be turned off by register control.

## PCB Layout Considerations

- Use at least four-layer PCBs with signals, ground, power, and signals assigned for each layer. (Refer to figure below.)
- PCB traces for high-speed signals must be single-ended microstrip lines or coupled microstrip lines whose differential characteristic impedance is  $100\Omega$ .
- Minimize the distance between traces of a differential pair (S1) to maximize common mode rejection and coupling effect which works to reduce EMI(Electro-Magnetic Interference).
- Route differential signal traces symmetrically.
- Avoid right-angle turns or minimize the number of vias on the high speed traces because they usually cause impedance discontinuity in the transmission lines and degrade the signal integrity.
- Mismatch among impedances of PCB traces, connectors, or cables also caused reflection, limiting the bandwidth of the high-speed channels.
- Using common-mode filter on differential traces is desirable to reduce EMI. Pay attention on data-rate driven noise. For example, if data-rate is 1.5Gbps, common mode choke coil of 1.5GHz common mode impedance is desired to be high, while 1.5GHz differential impedance is low.\_

## PCB Cross-sectional View for Microstrip Lines



## Notices and Requests

1. The product specifications described in this material are subject to change without prior notice.
2. The circuit diagrams described in this material are examples of the application which may not always apply to the customer's design. THine Electronics, Inc. ("THine") is not responsible for possible errors and omissions in this material. Please note even if errors or omissions should be found in this material, THine may not be able to correct them immediately.
3. This material contains THine's copyright, know-how or other proprietary. Copying or disclosing to third parties the contents of this material without THine's prior permission is prohibited.
4. Note that even if infringement of any third party's industrial ownership should occur by using this product, THine will be exempted from the responsibility unless it directly relates to the production process or functions of the product.
5. Product Application
  - 5.1 Application of this product is intended for and limited to the following applications: audio-video device, office automation device, communication device, consumer electronics, smartphone, feature phone, and amusement machine device. This product must not be used for applications that require extremely high-reliability/safety such as aerospace device, traffic device, transportation device, nuclear power control device, combustion chamber device, medical device related to critical care, or any kind of safety device.
  - 5.2 This product is not intended to be used as an automotive part, unless the product is specified as a product conforming to the demands and specifications of IATF16949 ("the Specified Product") in this data sheet. THine accepts no liability whatsoever for any product other than the Specified Product for it not conforming to the aforementioned demands and specifications.
  - 5.3 THine accepts liability for demands and specifications of the Specified Product only to the extent that the user and THine have been previously and explicitly agreed to each other.
6. Despite our utmost efforts to improve the quality and reliability of the product, faults will occur with a certain small probability, which is inevitable to a semi-conductor product. Therefore, you are encouraged to have sufficiently redundant or error preventive design applied to the use of the product so as not to have our product cause any social or public damage.
7. Please note that this product is not designed to be radiation-proof.
8. Testing and other quality control techniques are used to this product to the extent THine deems necessary to support warranty for performance of this product. Except where mandated by applicable law or deemed necessary by THine based on the user's request, testing of all functions and performance of the product is not necessarily performed.
9. Customers are asked, if required, to judge by themselves if this product falls under the category of strategic goods under the Foreign Exchange and Foreign Trade Act.
10. The product or peripheral parts may be damaged by a surge in voltage over the absolute maximum ratings or malfunction, if pins of the product are shorted by such as foreign substance. The damages may cause a smoking and ignition. Therefore, you are encouraged to implement safety measures by adding protection devices, such as fuses.

**THine Electronics, Inc.**

<https://www.thine.co.jp>